

Pattern Effects in Thermal Processing

P. J. Timans & Y. Lee

Outline

- Pattern effect impact on devices
- Physics of the pattern effect
- Solutions for the problem
- Conclusions

Spike RTA: Critical for Device Performance



• Spike RTA is a critical step:

- Activation / Defect Annealing / Diffusion
- Typically ~1000-1050°C for ~ 1.5 s
- 1K variation in peak T = 1nm variation in gate length (at ~ 45nm node)



The RTP Pattern Effect is Caused by Non-Uniform Optical Properties



- Experiments & theory show that the pattern effect arises from two types of variation
 - Variation in **absorption** of heating lamp power
 - Variation in **emission** of radiant heat from the wafer

- Optical properties vary with
 - Films / materials
 - Lateral structures (patterning)
- There are many length scales of non-uniformity
 - Wafer (cm)
 - Die (mm)
 - Device (μm/nm)





Modelling Impact at Device Level

Variability Analysis under Layout Pattern-Dependent Rapid-Thermal Annealing Process

Yun Ye¹, Frank Liu², Min Chen¹, Yu Cao¹ ¹Department of Electrical Engineering, Arizona State University, Tempe, AZ 85287 ²IBM Austin Research Laboratory, Austin, TX 78758

DAC'09, July 26-31, 2009, San Francisco, California, USA



 Models predict optical, thermal, process & device characteristics







7/13/2011 -- 4

Innovation • Speed • Solutions

T (°C)



600

Within-Die Uniformity Predictions



Vivek Joshi et al., Univ. Michigan Analyzing electrical effects of RTA-driven local anneal temperature variation The 15th Asia and South Pacific Design Automation Conference (2010)

Outline

- Pattern effect impact on devices
- Physics of the pattern effect
- Solutions for the problem
- Conclusions

RTP Pattern Effect: The Early Days

WAFER STRESS DURINIG RAPID THERMAL ANNEALING DUE TO SURFACE GEOMETRICAL PATTERNS Yasuo Ohno, Sakae Kitajo* and Ichiro Moriyama Microelectronics Research Labs., and R&D Planning and Technical Service Division*, NEC Corporation



Fig.1 Surface emissivity for silicon wafers with different structures.



Y. Ohno et al.: *1985 Symp. VLSI Technol. Dig. Tech. Paper*s (1985), p. 86



 The problems of patterns in RTP were recognized early in the development of commercial RTP



Effect of Surface Optical Properties on Heat Transfer



• Spectral emittance affects the energy emitted or absorbed at any given wavelength

- $\epsilon(\lambda) = a(\lambda)$ (Kirchhoff's law)
- On wafers, patterns & films make $\varepsilon(\lambda) \neq constant$
- To calculate total lamp power absorbed
 - Integrate $\varepsilon(\lambda)$, weighted by lamp spectrum (short λ) \Rightarrow Total Absorptance, a_{tot}
- To calculate total heat radiated
 - Integrate $\epsilon(\lambda)$, weighted by wafer's thermal emission spectrum \Rightarrow Total Emittance, ϵ_{tot}



Wafer Coatings and Patterning Affect Optical Properties



- Data from "Investigation of Pattern Effects in Rapid Thermal Processing Technology: Modeling and Experimental Results", F. Cacho et al., IEEE Trans. On Semiconductor Manufacturing, 23(2), 2010
- Parametric study of effect of gate width (W) and space between gates (P) covers wide range of conditions



Lateral Heat Flow Limits the Magnitude of Pattern-Induced ΔT



• A characteristic length-scale, L_s , defines the minimum size of pattern that causes significant ΔT

- L_s depends on:
 - Rate of lateral heat transfer
 - Heat flow through surfaces



The Effect of a Stripe of Absorbing Material on ΔT





"Pattern Effects and how to Explore Them", J. Niess et al., ir 10th International Conference on Advanced Thermal Processing of Semiconductors, p. 49 (2002)

```
1 • Speed • Solutions
```



Pulsed Heating: Surface Heating Regime ⇒ Length Scale << Wafer Thickness



Short L_D in ms \Rightarrow Large ΔT Over Short distance



Pattern Effects in Millisecond Annealing



Pattern Effects in Pulsed Laser Anneal

- At very short time-scales (sub- μ s), L_D < L_{abs}: "Adiabatic" heating
- ΔT evolves where energy is absorbed (in all 3 dimensions)



Outline

- Pattern effect impact on devices
- Physics of the pattern effect
- Solutions for the problem
- Conclusions

How to Manage the Pattern Effect?



Intel: Reducing Pattern Effects with Poly-Dummies

- Temperature nonuniformities can directly impact Le
- Similar effects can be seen for other process steps such as deposition and polish
- Adds to device variation
- Modeling effects critical to correct optimization

Initial



matteo

Final

• From: IEDM 2007 Short Course on CMOS Boosters (Paul Packan, Intel)

An Absorber Layer Can "Hide" the Pattern



R. Beneyton et al., ST Microelectronics

Origin of local temperature variation during spike anneal and millisecond anneal

16th IEEE International Conference on Advanced Thermal Processing of Semiconductors - RTP2008



The Process Recipe Could Be Modified



Fig. 2. Description of the test-structures in the test-chip and the degree of poly-silicon RS variation due to thermal variation

• By reducing the spike anneal ramp rate, the effect of variations in absorbed lamp power is reduced

RTP Configuration Determines Pattern Effect ΔT



- Single-sided illumination of patterned surface
 - All the lamp power is incident on the pattern \Rightarrow **Maximum** Δ **T**
- Dual-sided illumination
 - Split the lamp power between the surfaces \Rightarrow Significantly reduced Δ T

mattson technology

Backside Heating & Frontside Radiative "Insulator"



Limitation of Front-Side Mirror Approach



- Pattern effect suppression becomes less effective once the mirror is further away than the length scale of the pattern on the wafer
- However, bringing the mirror closer than ~ 3 mm risks wafer warping from conduction-driven thermal runaway



Hot-Shielding: Creating a Dynamic "Hot Wall"



7/13/2011 -- 24



Hot-Shielding: Isothermal Cavity Robustly Eliminates Effects of Optical Properties & Geometry



- Spike Anneal Simulations (200K/s from 600 to 1000°C)
- Perfect Hot Shield ⇒ No Pattern Effect
 - If the Hot Shield only reaches 950°C (when wafer is at 1000°C) then $\Delta T \sim 2.5$ K
- Hot Shield Operation is independent of gap size



"Hot Shielding" – A Uniquely Flexible Approach for Eliminating the Pattern Effect



Effect of Hot-Shielding on Spike Profiles & Process Results



7/13/2011 -- 27

technoloar

Combining Front and Backside Heating can Suppress ΔT from both a_{tot} AND ϵ_{tot} Variations

- Dual side heating: Optimal ratio of P_{Front}:P_{Back} minimizes pattern effects
 - Frontside-only heating $\Rightarrow \Delta T$ from power absorption variations
 - Backside-only heating $\Rightarrow \Delta T$ from heat loss variations
 - Optimized ratio of front-side to back-side heating \Rightarrow Balance out the non-uniformity



Simulations Have Shown Unique Capability of Lamp Ratio Control



- "Controlled illumination" concept simulated by A. Kersch in 1996
- Plot is for non-uniformity during ramp to ~1050°C (Open-loop)
- Adjusting P_F:P_B ratio allows ∆T to be minimized
- Device results have confirmed that this approach gives excellent suppression of pattern effects at < 45nm

A. Kersch et al., MRS Symp. Proc. 429 (1996), p. 71

7/13/2011 -- 29

Innovation • Speed • Solutions

mattson technology

Conclusions

- Non-equilibrium conditions enable rapid & flexible controlled heating & cooling on time-scales from ns to s
 - Pattern effects are a natural consequence of non-equilibrium heating

- Pattern-induced ∆T depends on the heating power and on the thermal & optical properties of the wafer
- There are many ways to manage the pattern effect for both conventional RTP & for the surface heating regime

- Device & equipment manufacturers can work together to meet the challenge







Innovation Speed Solutions