



Nanowires for microelectronics: realistic perspectives for on-wafer Si –compatible growth and applications

Francesca Iacopi, Senior Scientist, IMEC, Belgium, iacopi@imec.be*

*presently guest Associate Professor at the University of Tokyo,
Graduate School of Frontier Sciences, Japan, iacopi@plasma.k.u-tokyo.ac.jp



K.Arstila,
H.Bender,
B.Blanpain^a,
M.Caymax,
S.De Gendt,
Y.Eichhammer^a,
T.Hantschel,
M.Heyns^a
A.Hikavyy,
F.Iacopi*,


D.Leonelli,
F.Leys,
R.Loo,
A.Milenin,
R.Rooyackers,
A.Sibaja-Hernandez,
S.Takeuchi^b,
A.Vandooren,
W.Vanherle,
P.M.Vereecken,
A.Verhulst.

*presently at Graduate School Frontier Sciences, 東京大学 The University of Tokyo, 日本Japan

^aMetallurgy and Materials Engineering Dept., Katholieke Universiteit Leuven, Belgium

^bGraduate School of Engineering, 名古屋大学 Nagoya University, 日本Japan

IMEC Inter-University Centre for Microelectronics



Outline


1. Introduction: applications of NW
2. NW growth approaches
 - VLS, advantages and drawbacks
3. Problem ONE: Si-compatible catalyst
 - Plasma –enhanced catalytic growth with In
4. Problem TWO: direction control
 - Templated growth
5. Templated seedless growth
 - Selective epi growth of SiGe/Si and Ge/Si hetero-structures
6. Conclusions and perspectives

Characteristics /Applications



Characteristics of nanowires

1. 1D Vertical structure → flexible architecture



2. Large surface-to-volume ratio

3. Eventually, quantum effects (ex.: e^- in Si → $d < 5\text{nm}$)

Semiconductor NW applications...

- NanoPhotonics (waveguides, light sources, etc)
- Photovoltaics (multi-junction devices, radial collection,
L.Samuelson- Lund U, H.Atwater –Caltech,

S.Guha –IBM Watson






Fig. 1. (a) Schematic diagram of a radial p-n junction NW solar cell, (b) finished device and (c) SEM images of the NW, before and after the shell layer growth.

Efficiency ~1.8%




Radial n-p core-shell junction




B.M.Kayes et al, J.Appl.Phys. 97, 114302, 2005

Semiconductor NW applications..

- sensors (JR Heath, Caltech)
- energy scavenging (piezo ZnO, ZLWang, GATech)




Y.Qin, X.D.Wang and Z.L.Wang, Nature, 451, 2008



Nanowires could deliver signals to prompt a stem cell to differentiate into another cell type.

Stem Cell control through NW
Scientific American 50, P.Yang

- medical applications
(probes, etc,
P.Yang- UCBerkeley,
C.Lieber- Harvard)
- thermo-electrics
(JR Heath- Caltech,
P.Yang- UCBerkeley)



<http://www.vistatherapeutics.org/>

- III-V NW gas sensors:
 - No catalyst, InAs NW on InP/SiO₂
 - surface functionalisation possible




FIGURE 1. Schematic of nanosensor concept. Illustration of selective adsorption of gas molecules on a contacted vertical nanowire surface.





FIGURE 5. Gas detection with vertical InAs nanowire arrays. Response of a nanowire array with approximately 200 nanowires to varying concentrations of NO₂ in N₂. The inset shows a saturated response to 9 ppm NO₂/N₂.

And microelectronics? Moore's future....




Ref: Robert Chau, *Role of High-K Gate dielectrics and Metal gate Electrodes in Emerging Nanoelectronic Devices*, Intel (2005)


Expanding possibilities with NWs...

Vertical devices


All-around gate




- Novel architectures
- possibility for **heterostructures**
- integration of **high μ materials** on Si
- possibility for devices in BEOL



Heterostructures



High μ on Si




NODE EU 6th framework project
<http://www.node-project.com/>


Implementation of novel architectures...

VLSI Symp 2010, Hawaii


"Gate-all-around Silicon Nanowire 25-Stage CMOS Ring Oscillators with Diameter Down to 3 nm,"
Sarunya Bangsaruntip, et al., IBM T. J. Watson Research Center



Semiconductor materials properties




Relaxation @ nanoscale




$h_c \rightarrow \infty$ when $r < r_0$:
High strain sustained with no dislocations!

Dislocations
inhibited!

Calculations:
at least up to 7% misfit




Experiments:
3% misfit accommodated w/o dislocations




M.W.Larsson et al., Nanotechnology 18, 2007

Hetero-wires for Tunnel -FETs

Ge-source
n-TFET




InAs-source
p-TFET



Full Si n-TFET

p-TFET



■ ■ ■ : silicon

■ : germanium

■ : indium-arsenide

Mismatch w/Si	Ge	InAs	$\text{In}_{0.6}\text{Ga}_{0.4}\text{As}$
Lattice	4.2%	11.6%	8.6%
Thermal	127%	74%	120%

NW growth strategy

PROBLEM:

What is suitable for large scale production?

- Microelectronics (logic, memory) and on-chip heterogeneous system integration (MEMS, sensors, etc..)

Requirements:

I. Compatibility with Si

II. High yield

III. Control on

- I. Location
- II. size
- III. Orientation
- IV. Crystalline quality
- V. Doping level/profile: channel and contacts



IV. Reproducibility at wafer –level

V. Heterostructures: nm sharp interfaces

In
(111) Si



7/24/2007
8:01:42 PM

HV
5.00 kV

mag
30 000x

WD
3.9 mm

tilt
-0°



4 µm
2407 9 Si(111)





Faceopl

imec 2010

Vapor Liquid Solid growth

Wagner, Ellis, Appl.Phys.Lett.4(5), 1964

VLS



Role of liquid nanoparticle:

1. **chemical dissociation catalyst**
2. **high collection coefficient**
3. $E_a(L-S) < E_a(V-S)$

Issues:

1. Si-compatibility: catalyst \neq Au
2. alignment:
 - use of (111)Si
 - does not work for small $\langle d \rangle$

Problem one: impurities in Si


Au

- chemical catalyst
- favourable Au-Si alloying properties
- noble metal, not reactive

BUT




- Electrically active defects in Si: performance killers
 - Au, Ag, Cu → mid-gap states, generation-recombination centers
- Electrically neutral, donors and acceptors: acceptable

n-type



Alternatives to Au for Si?

Earlier literature on Si NW growth (thermal CVD):



VSS growth <500°C
Wang et al., MPI Halle
Nature Nanotech Dec. 2006




Not successful

VSS growth @640°C
Kamins et al., JAP 89, 2001


Plasma –enhanced VLS growth with In



PE critical for Si NW growth with In

PRETREATMENT	GROWTH	RESULT
Thermal anneal	Plasma enhanced	 Scanning electron micrograph (SEM) showing a surface covered with small, irregular particles. A scale bar indicates 2 μm. The image is labeled with acquisition parameters: 7/19/2007, HV 5.00 kV, mag 60 000 x, WD 2.9 mm, tilt 0°, run 1807_1_Si(111). <small>Scanning electron micrograph (SEM) showing a surface covered with small, irregular particles. A scale bar indicates 2 μm. The image is labeled with acquisition parameters: 7/19/2007, HV 5.00 kV, mag 60 000 x, WD 2.9 mm, tilt 0°, run 1807_1_Si(111).</small>
Plasma enhanced	Thermal growth	 Scanning electron micrograph (SEM) showing a surface covered with small, irregular particles. A scale bar indicates 2 μm.
Plasma enhanced	Plasma enhanced	 Scanning electron micrograph (SEM) showing a dense network of silicon nanowires (NWs) growing vertically from the substrate. A scale bar indicates 2 μm.


NO growth




NO growth



NW growth



TEM




Problem 2: how about wafer-scale 1D growth??




www.intel.com



Pick and place: NO option



Control on position, size, orientation, etc..
over $\sim 700 \text{ cm}^2 \rightarrow \sim 10^{11} \text{ NW/wfr}$




Templated VLS growth




T.Shimizu et al.,
Advanced Materials, 2007

Direction control! But still catalyst –related issues...

Seedless templated growth



Selective Epitaxial Growth
in via holes



..directed selective growth replaces catalyst –based growth!

Seedless templated growth



Selective Epitaxial Growth


- Growth rate:
 - Growth rate:

1) **i-Si** SE growth:


$\text{SiCl}_2\text{H}_2/\text{HCl}/\text{H}_2$ @810°C

2) **p+ Si_{0.85}Ge_{0.15}** SE growth:



$\text{GeH}_4/\text{SiCl}_2\text{H}_2/\text{HCl}/\text{H}_2/\text{B}_2\text{H}_6$ @750°C





ASM Epsilon™





Hetero-junction




Reverse bias




Onset is delayed for SiGe source!



Doping profiles?





I. Compatibility with Si



II. High yield



III. Control on

I. Location



II. size



III. Orientation



IV. Crystalline quality



V. Doping level/profile: channel and contacts



IV. Reproducibility at wafer –level



V. Heterostructures: nm sharp interfaces



7/24/2007

8:01:42 PM

HV

5.00 kV

mag

30 000 x

WD

3.9 mm

tilt

-0 °

4 µm
2407_9_Si(111)

F.Jacobi | imec 2010

Summary and outlook

1. NW extremely promising and flexible
2. NW growth: issues for μ -electronics/ wafer –scale processing
 - Si –compatible catalyst \rightarrow Indium with PE CVD
 - NW orientation control \rightarrow templated growth
3. *Seedless templated growth*
 - Solve most of the problems linked to on-wafer manufacturing
 - Tunneling nano-hetero –junctions demonstrated on 300mm wafer
4. Conclusion
 - Wafer –scale growth and fabrication of vertical hetero devices possible
combining top-down and bottom-up approaches
 - If growth T an issue \rightarrow In-seed in template

Acknowledgements

EU programs

- 1) Nanowire-based OneDimensional Electronics
NODE FP 06 -015783

- 2) SEA-NET Pronano IST-027982

