Leakage Study of 45nm SRAM Devices with Different Layouts Using Advanced e-beam Inspection Systems

Hong Xiao, Eric Ma, Fei Wang, Yan Zhao, and Jack Jau





List of Topics

- About HMI
- Introduction
- Experiment Setup
- Experiment Results
- Summary





About HMI

- Founded in June 1998 at silicon valley.
- Financed by Hermes-Epitek Co.
- Well established leading EBI system provider for wafer and mask defect solution.
- 38 wafer EBI systems installed worldwide.
 - Multiple systems in leading foundry fabs.
 - Multiple systems in leading memory fabs.
 - Major image sensor manufacturer.
 - Leading automobile chip manufactures.





Introduction: EBI Basics



Wafer Plane





Introduction: EBI Basics

- Topography contrast (TC)
 - Physical defects
- Material contrast (MC)
 - Physical defects
- Voltage contrast (VC)
 - Electrical defects
 - Mid to high I, low or mid LE for positive mode
 - High I, High LE for negative mode





SEM Contrasts



Jeong-Geun Park, et. al., Proc. of SPIE, 6299-83 (2006)



TC, MC and VC







VC dominate

Conducting plugs with thin dielectric cap

MC dominate

Luke Lin (PSC) and Hong Xiao (HMI), Proc. of ISSM, pp.594, 2007

溪民



EBI Inspection Modes



Page:7

Introduction

- EBI Applications
 - VC and physical defects
- Device leakage
 - NMOS
 - PMOS
 - Gate
- Early detections of device leakage issues

 WCMP
 - NiSi





Experiment 2 Setup

 Experiment equipment – eScan®Lite

- Experiment Sample
 - One 45nm NiSi wafer
 - One 45nm WCMP wafer
 - Same mask, same processes until NiSi









Sample of Experiment 2

SRAM 3







SRAM 1





演民

Results of Experiment 2

- PMOS Leakage
 - DVC of WCMP Negative ModeTM
 - SRAM 1 & SRAM 3 have different signatures
 - SRAM 1 has "horseshoe" signature
 - SRAM 3 has random signature
 - SRAM 1 has much more PMOS leakage than that of SRAM 3.



P+/N-well Leakage (WCMP DVC) Page: 12



P+/N-well Leakage FA

Page : 13

溪民







Results of Experiment 2

- NMOS Leakage
 - BVC of WCMP positive mode
 - DVC of WCMP Negative ModeTM
 - BVC of NiSi positive mode
- N+/P-well leakage has different signature from P+/N-well leakage signature in SRAM 1
- SRAM 1 and SRAM 3 have different N+/Pwell leakage signatures





SRAM 1 Leakage

Page : 15



SRAM 3 Leakage

Page : 16



N-Leak/short of SRAM 3

WCMP Positive Mode



WCMP Negative Mode





Correlation of Defect Count





3000eV/100nA

21320 500eV/50nA



TFUG Meeting: FEoL Integration

溪民

N-Leak/short of SRAM 3

NiSi: NMOS BVC



WCMP: NMOS BVC





More Experiment 2 Results

- Possible contact-to-poly short
 - Pass gate: WCMP Negative Mode[™] DVC
 - Pass gate: WCMP positive mode Weak BVC



Gate poly short to N+ contact plug





More Experiment 2 Results

• Gate Leakage: NiSi gate BVC





SRAM 3 16066







TFUG Meeting: FEoL Integration

溪民

More Experiment 2 Results

NiSi dark defect likely caused by NiSi missing





SRAM 3 NiSi Defect Pareto







Discussion



- Overlap inverter gate and N-well AA
- Avoid share contact touching STI
- Over etch can cause PMOS leakage





Shuen-chen Lei, et al., Proc. of SPIE, Vol. 6518, pp. 65184I, (2007)





Summary of Experiment 2

- We focused on leak/short in this study:
 - NiSi EBI captured NMOS and gate leak,
 - WCMP positive mode captured NMOS leak,
 - WCMP Negative Mode[™] EBI captured PMOS leak, NMOS leak and contact-to-poly short.
 - Good correlations among positive mode NMOS leak, negative mode NMOS leak and NiSi NMOS leak.
- SRAM arrays with different layouts have different leakage signatures
 - SRAM 1 has higher overetch-induced PMOS leakage which is sensitive to pattern density.
- There are different signatures of NMOS and PMOS leakage in the same SRAM array, due to different leakage mechanisms.





Comparison of Two Experiments









Experiment equipment	eScan®310
Experiment sample	45nm WCMP wafer
Notch	Right
Stage/Scan Direction	LS Mode
Total/Inspected Die	66/66
Landing Energy/B current	3000eV / 94 nA
Scan Average	1D1L1F
Pixel Size	40nm
Inspection Time	1h0m56s
Total Defect	96281

Experiment equipment	eScan®Lite
Experiment sample	45nm WCMP wafer
Notch	Down
Stage/Scan Direction	LS Mode
Total/Inspected Die	66/66
Landing Energy/B current	3000eV / 26.49 nA
Scan Average	1D1L1F
Pixel Size	40nm
Inspection Time	44m29s
Total Defect	59420

Experiment 1: Sep. 2007

Experiment 2: May. 2008





WCMP Negative Mode EBI Results



Experiment 1 total defects: 96281



WCMP Negative Mode

Experiment 2 total defect: 59420





SRAM1 Leakage Summary

- Experiment 1 Experiment 2
- N-leak: 96176
- P-leak: 90

- N-leak: 3794
- P-leak: 52782





Recommendation

- EBI at NiSi to capture N+/P-well and gate leakage at the earliest stage.
- Positive mode EBI at WCMP layer to capture N+/P-well leakage, gate leakage and P+/N-well contact open.
- Negative Mode[™] EBI at WCMP layer to capture P+/N-well leakage, N+/P-well contact open and poly-to-contact short.
- For engineering studies, always review WCMP VC defects with both charging modes.





- The samples were provided by one of leading IC manufacturers.
- Authors deeply appreciate the decision to allow us to published the troubleshooting data and strictly follow the instruction not to disclose the identity of sample provider.
- Many thanks for the valuable supports from colleagues in Singapore, US and Taiwan: Hee Shing Chua, Wei Fang, Nick Chen, Wayne Chui, Roland Yeh and Joseph Lin.
- The fine FA jobs were performed by Material Science Service in Hsinchu, Taiwan.





Hermes Microvision, Inc.

Page : 30



Thank You!



