

# Direct Bond Interconnect for Advanced Packaging Applications

Paul Enquist, Ph. D.  
CTO / V.P. R&D  
Ziptronix, Inc.  
Morrisville, NC 27560  
[p.enquist@ziptronix.com](mailto:p.enquist@ziptronix.com)

- Advanced Assembly & Packaging Requirements
- Direct Bond Interconnect
  - Process Flow
  - Process Capability
    - Mechanical
    - Electrical
    - Reliability
- DBI Application to Advanced Assembly & Packaging

- Wafer Level CSP
  - Reduced I/O pitch for small die with high pin count
  - Solder joint reliability
  - Wafer thinning
  - TCE mismatch compensation for large die
- Close Gap Between Chip and Substrate
  - Silicon I/O density increasing faster than the package substrate technology
  - Production techniques will require silicon-like production and process technologies
- High Current Density Packages
  - Electromigration will become a more limiting factor


| Technology                | Wafer Bumping / PCB   | Next Generation   |
|---------------------------|---|---|
|                           |  <p>2522 20KV X330 100µm WD34<br/><i>P.A. Magill, Unitive, 1998</i></p> |  |
| Pitch                     | Non-Planar  | Planar  |
| Solder Joint Reliability  | Solders (Alloys)  | No Solders (Alloys)   |
| Electro-migration         | Solders (Alloys)  | No Solders (Alloys)   |
| Wafer Thinning            | Before Assembly   | After Assembly  |
| TCE Mismatch              | Silicon vs. PCB   | Eliminate PCB TCE   |
| Silicon Scaleable Package | NO  | YES   |
| Silicon-like Production   | NO  | YES   |

***Will Next Generation Assembly & Packaging Technology  
be Required to Meet Upcoming Challenges ?***

- Spontaneous Bond Initiated by Contact
- Does Not Require
  - Adhesives
  - Anodic Voltage, Pressure, and Temperature
  - Solders and Reflow
  - Thermo-compression or Fusion Temperature and Pressure
- Requirements
  - Planar, Low RMS Surface
  - Appropriate Surface Activation / Passivation
- Capabilities
  - High Direct Oxide Bond Strength w/out High Temperature
  - 3D Electrical Interconnections (Direct Bond Interconnect)



1) Deposit Silicon Oxide




2) Chemo-Mechanical Polish

< 0.5 nm RMS Specification  
< 25 um Bow and Warp




3) Inert RIE

Regenerate Uncontaminated Surface  
"Activate" (Enhance SiO<sub>2</sub> Porosity)




4) Ammonia-based Dip


Terminate Surface with Amine Groups



5) Place Surfaces Together

Spontaneous Chemical Reaction  
 $\text{Si-NH}_2 + \text{Si-NH}_2 = \text{Si-N-N-Si} + 2\text{H}_2$   
H<sub>2</sub> Diffusion from Bond Fixes Reaction







*Very High Bond Energy Possible at Low Temperature.....  
but no Electrical Interconnections with Bond*



- 1) Starting Wafer  
Planar Surface  
Exposed Filled Vias



- 2) Deposit Seed




- 3) Plate DBI Metal




- 4) (Blanket) Etch Seed



- 5) Oxide Deposition




- 6) Planarization  
Oxide Bonding Mechanical Spec < 0.5nm




- 7) Place 2 DBI Surfaces into Contact  
Conventional Pick-&-Place  
Room Temperature, Direct Oxide Bonding






*Alignment / Placement Compatible with Conventional Tools  
Demonstrated Placement Accuracy < +/- 1 um over 3  $\sigma$*




*300-350°C and Very High Oxide Bond Energy Compress Metal*




Ziptronix Direct Bond Interconnect

10.0um

*Scaleable to < 8 um Pitch*




*“Barrier-Free” at 1pA (<50fV> @ 50mΩ / Connection)*




|                             |                                     | 50um Pitch  | 25um Pitch  | 10um Pitch                          |
|-----------------------------|-------------------------------------|---|---|-------------------------------------|
|                             | <b>Test Part</b>                    | 9,950 Serial Connections                            | 72,500 Serial Connections                         | 460,000 Serial Connections          |
|                             | <b>Typical &lt;R&gt;</b>            | <20 mΩ<br>(<1.5 Ω/um <sup>2</sup> )                 | <50 mΩ<br>(<0.5 Ω/um <sup>2</sup> )               | <50 mΩ<br>(<0.5 Ω/um <sup>2</sup> ) |
| <b>Bare Die Reliability</b> | <b>T cycling</b><br>(-65C - 175C)   | 1,000 Cycles, 18/18 PASS<br>10,000 Cycles, 9/9 PASS | 1,000 Cycles, 5/5 PASS<br>10,000 Cycles, 4/4 PASS | 1,000 Cycles, 10/10 PASS            |
|                             | <b>HAST</b><br>(130C, 85%RH, 33psi) | 96 Hours<br>12/12 PASS                              | 288 Hours<br>6/6 PASS                             |                                     |

*Reliable Technology*





*Alignment / Placement Compatible with Conventional Tools  
at Wafer Level with Low Cycle Time*



## Process Flow


- 1) DBI Wafer-Wafer Bond
- 2) Remove Silicon Substrate
- 3) Remove Field Oxide
- 4) Probe Daisy Chain Die

## Results


- > 300 Die / Wafer
- > 450,000 Connections / Die  
10  $\mu\text{m}$  Pitch, 1 M /  $\text{cm}^2$
- < 1  $\mu\text{m}$  Bond Alignment
- > 2/3 of Die Fully Functional
- Dominant Failure Mode is Seed Metal Defects
- Typical DBI Yield ~ 99.999%

**Direct Bond Interconnect Scales to > 200mm**

## Wafer Bumping



## Direct Bond Interconnect



*Planarization Synergistic with Front End  
Silicon-like Production and Process Technology*



| Technology               | Wafer Bumping / PCB   | Direct Bond Interconnect / Silicon Substrate   |
|--------------------------|---|--|
|                          |  <p>2522 20KV X330 100um WD34<br/><i>P.A. Magill, Unitive, 1998</i></p> |  <p>Ziptronix Direct Bond Interconnect 10.0um</p> |
| Pitch                    | Non-Planar  | Planar   |
| Solder Joint Reliability | Solders (Alloys)  | No Solders (Alloys)  |
| Electro-migration        | Solders (Alloys)  | No Solders (Alloys)  |
| Wafer Thinning           | Before Assembly   | After Assembly   |
| TCE Mismatch             | Silicon vs. PCB   | Silicon Substrate  |
| Silicon Scaleable Pkg    | NO  | YES  |
| Silicon-like Production  | NO  | YES  |

**Direct Bond Interconnect and Silicon Substrate Technologies are Potential Solutions to ITRS Assembly & Packaging Challenges** <sup>17</sup>

- Exceptional Oxide Bond Energy Enables Interconnections
- Interconnection Density Capability Beyond ITRS Roadmap
- Die-to-Wafer or Wafer-to-Wafer Formats
- Solder (Alloy) -Free Reliability > 10x JEDEC Requirements
- Silicon-like CMP Production Technology
- Synergistic with Wafer-Level Silicon Substrate CSP