<u>Jets-ECD (JECD) and Multiple</u> <u>Seed Layers For Copper</u> <u>Interconnects < 0.10µm</u>

Uri Cohen UC Consulting 4147 Dake Avenue Palo Alto, CA 94306 Tel/Fax: (650)494-0268 uricohen@pacbell.net



Slide 1, NCCAVS-TFUG 10/18/04

Jets Plating Cell



US Patent 5,421,987

Slide 2, NCCAVS-TFUG 10/18/04

Anodes/Jets Assembly



Anodes/Jets Assembly. U.S. Patent 5,421,987.



Slide 3, NCCAVS-TFUG 10/18/04

Diffusion Layer Distributions



UC Consulting

Slide 4, NCCAVS-TFUG 10/18/04

Wafer Uniformity



Slide 5, NCCAVS-TFUG 10/18/04

Transitions: Field to Trench Array



Plating Rate: $15 \text{ mA/cm}^2 \sim 0.35 \text{ }\mu\text{m/min}$.

Plating Rate: 120 mA/cm² ~ 2.8 μ m/min.

Slide 6, NCCAVS-TFUG 10/18/04

Profile Scan: Field to 0.35/0.35µm

Leading Vendor's Tool



Slide 7, NCCAVS-TFUG 10/18/04

Profile Scan: Field to 0.35/0.35µm

JECD Tool



Slide 8, NCCAVS-TFUG 10/18/04



Courtesy of Accurel, Inc.

UC Consulting

Slide 9, NCCAVS-TFUG 10/18/04



Courtesy of Accurel, Inc.

UC Consulting

Slide 10, NCCAVS-TFUG 10/18/04

AFM Surface Roughness, 120 mA/cm²



Slide 11, NCCAVS-TFUG 10/18/04

AFM Surface Roughness, 15 mA/cm²



Slide 12, NCCAVS-TFUG 10/18/04

Model of Inhibition Leveling



UC Consulting

Slide 13, NCCAVS-TFUG 10/18/04

JECD Enhanced Superfill Model



Slide 14, NCCAVS-TFUG 10/18/04

JECD Enhanced Superfill Model



UC Consulting

Slide 15, NCCAVS-TFUG 10/18/04

JECD Enhanced Superfill Model



UC Consulting

Slide 16, NCCAVS-TFUG 10/18/04

JECD Enhanced Superfill Profile



UC Consulting

Slide 17, NCCAVS-TFUG 10/18/04

Superfilled Trenches

(a)

#31	#26
MARTIN	
081699 RIGA ANALYTICAL LAB 078927 10.0kV X40.0k'''750nm	081699 RIGA ANALYTICAL LAB 078911 10.0kv x40.0k''''250nm

Cleaved samples plated at 120 mA/cm² (~2.8 μ m/min), showing superfilled trenches after: (a) partial filling, and (b) complete filling.

UC Consulting

Slide 18, NCCAVS-TFUG 10/18/04

(b)

Jets-ECD Isolated Trenches



 0.175μ m wide (bottom); 1.4μ m deep; AR = 8.0:1

UC Consulting

Slide 19, NCCAVS-TFUG 10/18/04



 $0.19\mu m$ wide (bottom); $1.4\mu m$ deep; AR = 7.37:1 $0.16\mu m$ wide (bottom); $1.4\mu m$ deep; AR = 8.75:1

Slide 20, NCCAVS-TFUG 10/18/04



Transition: Field to trench array. Trenches: $\sim 0.125 \mu m$ wide (bottom); $\sim 1.41 \mu m$ deep; AR $\sim 11.3:1$.

UC Consulting

Slide 21, NCCAVS-TFUG 10/18/04



FIB cross section. Filled trenches: $\sim 0.10 \mu m$ wide (bottom); $\sim 1.41 \mu m$ deep; AR $\sim 14:1$

UC Consulting

Slide 22, NCCAVS-TFUG 10/18/04



Etched cross-section. Trenches: ~ 0.07μ m wide (bottom); ~1.41 μ m deep; AR ~ 20:1.

UC Consulting

Slide 23, NCCAVS-TFUG 10/18/04



Lightly etched cross-section. Trenches: ~ 0.05μ m wide (bottom); ~ 1.41μ m deep; AR ~ 28:1.

UC Consulting

Slide 24, NCCAVS-TFUG 10/18/04

JECD Summary

Demonstrated:

- Jets-ECD (JECD) filling of openings down to ~ 0.05µm, with AR ~ 28:1
- JECD plating rate of up to 2.8 µm/min (8X faster than others), with smooth bright deposits; no spikes, bumps, or humps, using 2 additive system (others use a third "leveler" additive component)
- Smooth anodic dissolution, without particle generation
- Very wide JECD process latitude (>100% of additives, and >400% of current density)
- One Issued Patent and two Pending Applications

Problems with Cu Seed Layers



UC Consulting

Slide 26, NCCAVS-TFUG 10/18/04

Ideal Seed Layers (SL)

- Fully continuous sidewalls and bottom coverage of high-AR (HAR) openings with negative slopes, yet thin enough inside openings to avoid pinching-off or sealing the features
- Sufficient thickness on the field for adequate surface conduction (to minimize "Terminal Effect") for good plating uniformity
- Excellent adhesion to the barrier, without any poor-adhesion spots, such as on negative slopes
- Consistent, robust, and highly reliable process
- > High throughput deposition equipment

<u>Combined Conformal and Non-</u> <u>Conformal Cu Seed Layers^[2-7]</u>

Independent sidewalls and field coverages

- Fully continuous, thin uniform coverage of bottom and sidewalls (including negative slopes)
- Adequate field thickness for void-free filling and plating uniformity
- **Excellent** adhesion to barrier
- Robust and consistent process with high yields and reliability
- High deposition throughput: ~70 WPH

Conventional Seed Layers

(a) (b)



Conventional Cu seed layers. (a) PVD seed layer; combined (Cu plus barrier): ~2,000Å on field and . 100Å on lower sidewalls; vias: ~0.25 μ m wide; 1.90 μ m deep; AR ~ 7.6:1. (b) CVD seed layer; combined (Cu plus barrier): ~450Å on field and sidewalls; trenches: ~0.13 μ m wide; 1.4 μ m deep; AR ~ 10.8:1

UC Consulting

Slide 29, NCCAVS-TFUG 10/18/04



UC Consulting

Slide 30, NCCAVS-TFUG 10/18/04

Entrapped Electrolyte In Voids



Gap-Filled Results: 0.10µm, 4.5:1 A/R vias; gap-filled demonstrated using 500Å thick PVD Cu seed – from Applied Materials' Website (Semicon 2003).

UC Consulting

Slide 31, NCCAVS-TFUG 10/18/04

Problems with a Non-Conformal PVD Seed Layer

>PVD Cu S.L. -> Low Reliability/Yields

- » Negative slope sidewalls in retrenching features and in undercut crevices, nooks, and recesses^[8] (due to over-etched multiple dielectrics in Single and Dual Damascene features)
- » Non-Conformal PVD deposition results in inadequate sidewall (or step) coverage, leading to filling-voids and stress-induced voiding (SIV)^[9-11]
- Simultaneous exposure of barrier and Cu SL to electrolyte accelerates the SL corrosion. Interfacial stress at the SL/Barrier interface also accelerates SL corrosion. Cu SL corrosion leads to filling voids

Problems with a Non-Conformal PVD Seed Layer

- >> Preplating activation in the electrolyte is compromised or eliminated, leading to impaired adhesion. Also, initial plating current density must be high enough to suppress SL corrosion. This may result in "terminal effect" and impair superfilling capability
- Interfacial oxides and poor-adhesion of electroplated copper onto exposed barrier sites result in filling-voids and/or SIV-precursors
- » Microvoids coalesce (under thermal and/or electrical stresses) to larger voids, resulting in vias void pulls^[1]



Slide 34, NCCAVS-TFUG 10/18/04

Problems with Other Seed Layers

Conformal ALD, CVD, Electroless, and ECD Cu Seed Layers (on barrier)

- » Slow deposition results in low throughput
- » Too thick on sidewalls, yet too thin on field
- ➤ Too thin SL on field: ⇒ "terminal effect" (> 100%), filling-voids, and contact-loss by mechanical wiping and/or bipolar seed dissolution^[12]
- » Poor-adhesion of electroless and ECD Cu on barrier
- >> Poor uniformity and rough deposits (except ALD)
- » High impurities and resistivity levels
- » Electroless and ECD require additional equipment



UC Consulting

Slide 36, NCCAVS-TFUG 10/18/04

Problems with ECD & Electroless "Repair" Seed Layers

Electroless or ECD "Repair" SL (on PVD)^[13-17]

- » Electroless is extremely hard to control process: Erratic initiation time and deposition rate due to bath aging. Also, hydrogen blistering problems
- » Require minimum "bridging" of Cu on the sidewalls, thereby limited to certain size features
- » Too thick on sidewalls yet too thin on the field
- » Voiding-precursors at exposed barrier sites due to pooradhesion between ECD or electroless Cu and Ta barrier
- » High level of impurities and resistivity of seed
- » Slow deposition results in low throughput
- » Require additional equipment

<u>Surface/Volume Ratio Increases</u> <u>With Shrinking line hight</u>



 $R = A/V = 2(lw + lh + wh)/lwh \approx 2(w + h)/wh$ Assume: $h_1 = w$ (AR = 1:1); $\Rightarrow R_1 \approx 4.0/w$ Assume: $h_2 = 4w$ (AR = 4:1); $\Rightarrow R_2 \approx 2.5/w$ $R_1/R_2 \approx 4.0/2.5 = 1.60$ (60% higher!)

UC Consulting

Slide 38, NCCAVS-TFUG 10/18/04

RC Reduction by Thicker Lines



A single parameter variation influences modeled interconnect RC performance. Metal sizing and barrier thickness have a paramount effect on RC due to the exponential increase in copper resistivity.

O. Hinsinger et al., "Trade tips for scaling interconnects", EE Times, June 21, 2004^[20]

Slide 39, NCCAVS-TFUG 10/18/04

Low-AR Double-Whammy

Vias: Capacitance is inversely proportional to the dielectric thickness (d): C = kA/d

» Low-AR shallow vias increase capacitive (noise) coupling between adjacent metallization levels!

Lines: Low-AR shallow trenches impair lines resistance: R = ρl/wh

For line width w < 0.10µm, line resistivity p increases exponentially due to <u>surface and grain boundaries</u> <u>scatterings</u> (longer aneals can reduce grain boundaries)

» RC delays increase with shrinking w and/or h

- » Excessive power dissipation and heating ⇒ EM & SIV
- » Signal/noise (integrity) degradation (due to IR-drop)

The only reason for not using high-AR (HAR) is inadequacy of non-conformal PVD seed on HAR <u>Combined Conformal and Non-</u> <u>Conformal Cu Seed Layers^[2-7]</u>

Independent sidewalls and field coverages

- Fully continuous, thin uniform coverage of bottom and sidewalls (including negative slopes)
- Adequate field thickness for void-free filling and plating uniformity
- **Excellent** adhesion to barrier
- Robust and consistent process with high yields and reliability
- High deposition throughput: ~70 WPH

Multiple Seed Layers



PVD/CVD seed layers: ~600Å (including barrier) on sidewalls and ~1,700Å on field. Trenches: ~0.23 μ m wide (bottom); 0.85 μ m deep; AR ~ 3.7:1; tilt =30°. PVD/CVD seed layers: ~450Å (including barrier) on sidewalls and ~1,000Å on field. Trenches: ~0.13 μ m wide (bottom); 1.4 μ m deep; AR ~ 10.8:1; tilt =30°.

Slide 42, NCCAVS-TFUG 10/18/04

Multiple Seed Layers



PVD/CVD seed layers: ~450Å (including barrier) on sidewalls and ~1,900Å on field. Trenches: 0.10 μ m wide (bottom); 1.4 μ m deep; AR = 14:1. (a) Mag. = 20,000X; Tilt = 30° and, (b) Mag. = 40,000X; No tilt.

Slide 43, NCCAVS-TFUG 10/18/04

Future Seed/Barrier Layers

- ALD/PVD TaN/Ta barrier begins to make inroads
- Excellent conformal bottom and sidewalls coverage for features # 0.10µm: by ALD (ALCVD) or CVD Cu
- Adequate field thickness by PVD Cu, essential for robust electrofilling and wafer uniformity
- Excellent adhesion to the barrier (PVD or ALD Cu)
- Robust process and high yields and reliability
- High deposition throughput (~70 WPH)
- PVD & ALD or PVD & CVD Cu Seed combinations already provide all of the above!

Seed Layers Summary

Demonstrated:

Non-Conformal/Conformal PVD/CVD Cu S.L. for openings # 0.10µm (AR / 14:1), barrier plus seed: ~45nm on sidewalls, and ~190nm on field, with excellent continuous bottom and step coverage

Future: ALD & PVD or CVD & PVD combinations

<u>U. Cohen's IP^[2]</u>: Four issued Cu Seed Layers Patents and four Pending Patent Applications

REFERENCES

- 1. R. Wilson, "Next-gen processes stare into the void", EE Times, 8/26/02.
- U. Cohen, U.S. Patents Nos. 6,136,707 (10/24/00); 6,518,668 (2/11/03); 6,610,151 (8/26/03); Taiwanese Patent No. 165310 (3/5/03); and four Pending Patents.
- 3. U. Cohen et al., 17th Intl. VLSI Multilevel Interconnect Conference (VMIC), pp. 21-26, June 2000.
- 4. U. Cohen et al., SEMI Technical Symposium, Semicon West, pp. 819-834, July 2001.
- 5. U. Cohen, 18th Int. VLSI Multilevel Interconnect Conference (VMIC), pp. 165-167, September 2001.
- 6. C. H. Lee et al., 2000 International Interconnect Technology Conference (IITC), pp. 242-244, June 2000.
- 7. C. Block et al., 2001 International Interconnect Technology Conference (IITC), pp. 210-212, June 2001.
- 8. J-H Son et al., Adv. Metallization Conf. (AMC) 2002, pp. 227-237
- 9. 9. J.B. Shaw et al., Yield Management Solutions, pp. 8-12, Winter 2002

UC Consulting

Slide 46, NCCAVS-TFUG 10/18/04

REFERENCES (Continued)

- 10. P. Marella et al., Yield Management Solutions, pp. 17-28, Spring 2003
- 11. M. Data et al., Pat. Appl. Publ. No. US 2002/0064592 (5/3/02)
- 12. J. Jorne, Semiconductor Fabtech, 11th Ed., pp. 267-271, Feb. 2000
- 13. T. Andryuschenko et al., 2001 International Interconnect Technology Conference (IITC), pp. 33-35, June 2001
- 14. S. Gandikota et al, 2001 International Interconnect Technology Conference (IITC), pp. 30-32, June 2001
- 15. C. Witt et al., 2002 International Interconnect Technology Conference (IITC), pp. 259-261, June 2002
- 16. L. L. Chen, U.S. Patent No. 6,197,181 (03/06/01)
- 17. Andricacos et al., U.S. Patent No. 6,395,164 (05/28/02)
- 18. P. Gopalraja et al, U.S. Patent No. 6,274,008 (08/14/01)
- 19. V. M. Dubin et al., U.S. Patent No. 6,432,821 (08/13/02)
- 20. O. Hinsinger et al., EE Times, June 21, 2004