

MRAM: A NEW TECHNOLOGY FOR THE FUTURE

Kamel Ounadjela, Cypress Semiconductor



Future is Today



Kamel Ounadjela (kno@cypress.com)



OUTLINE

WHY MRAM?

- ISSUES TO MAKE A WORKING MRAM
 - Read Yield Dependencies:
 - ⊯MTJs in MRAM
 - ✓ IMPORTANCE OF WITHIN-ARRAY MATCHING✓ CAN WE DO BETTER?
 - Write Yield Dependencies:
 - **MOW TO INCREASE THE WRITE MARGIN**
 - **K** THEORY OF ZERO DEFECTS
 - ZERO NEEL COUPLING SWITCHING: IMPROVED LAYER MORPHOLOGY
 - ZERO POLES FROM PINNED LAYER: CRITICAL ETCH STEPS

Cypress Connects.

Kamel Ounadiela (kno@cvpress.com)

- Product Pulsing Sequencing
- SCALABILITY
- CONCLUSION

NCCAVS March 17, 2004



Magnetic Memory: Historical Perspective



Control Data Corp. 1Kbits Ferrite Core Memory 1965

NCCAVS March 17, 2004

Intel 1 Mbits Magnetic Bubble Memory 1980



Honeywell 16Kbits MRAM Chip AMR Technology 1994



CypressSemi, 256kb MRAM Chip,



Motorola 4Mbits MRAM Chip, MTJ, 4Mb, 2003





Kamel Ounadjela (kno@cypress.com)





- MRAM Will Become A :
 MAINSTREAM MEMORY TECHNOLOGY
- High Performance <u>NON VOLATILE</u> Storage Element With <u>FAST READ / WRITE</u> And <u>NO WEAR OUT</u> Will Add Value To All Areas Of The Semiconductor Technology

• HOW DO WE KNOW:

- Check <u>www.cnn.com</u> about the 10 technologies to watch in 2004 in all areas ranging from medicine, house networking, energy, supply chain, computer memory, software, wireless broadband ... MRAM is in there and is described as:
 - Magnetoresistive random acces memory is (in theory, anyway) more than 1,000 times faster than the fastest current nonvolatile flash memory and nearly 10 times faster than DRAM. "Nonvolatile" means it retains memory when the power is off. Add in its low power consumption, and it's perfect for use in an upcoming crop of computers and cell phones.

NCCAVS March 17, 2004

Kamel Ounadjela (kno@cypress.com)



Emerging Memories

- Industry's Quest The Search for the PERFECT Memory: Low Cost, High Volume, Low Power, NV, Compatible with Established CMOS Technologies
- Several Non Volatile Technologies in Development: FeRAM, OUM
- MRAMs Close to Ideal

 Worst Good Best 	DRAM	SRAM	FLASH	FRAM	MRAM	OUM
Cost	\bigcirc				\bullet	ightarrow
Access Time		•				
Write Time		•			•	•
Active power		•				•
Stand By		•	•			•
Non Volatile						
Endurance	•	•				•
NCCAVS March 17, 2004 5 Kamel Ounadjela (kno@cypress.com)						



NCCAVS March 17, 2004

MRAM OPPORTUNITIES



Kamel Ounadjela (kno@cypress.com)



Cypress Objectives

Deliver 256K Working MRAM Memory



- High Density MRAM Memory On Mainstream SRAM Technology
 - High Density 1.8V and 3V Design for Industrial Applications (cell phones and others)





256K MRAM PRODUCT DESCRIPTION

CY9C62256



5V 256K MRAM

8

- Form, Fit & Functionality Compatible with Micro Power 256K RAM (CY62256)
- Industrial Temperature Range
- Additional MRAM Functionality
 - Son-Volatile Memory Storage
 - Infinite Endurance & Data Retention

For additional information www.siliconmagnetics.com

Cypress Connects.

Kamel Ounadiela (kno@cvpress.com)



MTJ Magneto Resistive Effect

- Bottom Pinned Layer Has Electron Spin Fixed In One Direction
- Top Layer Electron Spin Can Be Either Parallel or Anti parallel To Pinned Layer Depending on The Switched State
- When Electron Spins Tunnel Across Tunnel Junction, Tunneling Electrons See Spin Polarization Dependent of the Magnetization Orientation
- This Gives The MR Ratio ? R/R (Example: 3K Ohm/10K Ohm)

Magnetic Tunnel Junction



PARALLEL MOMENTS LOW RESISTANCE

Kamel Ounadiela (kno@cvpress.com)

PARALLEL MOMENTS LOW RESISTANCE







CYPRESS Memory Cell: Write And Read Operation

Read Mode **Program Mode** Sense Current Free Magnetic Program Current H_a Bit Line Layer, Information Storage. Tunneling Barrier Fixed Magnetic Layer Program **Digit Line** Current H_h Isolation Isolation Transistor Transistor " OFF" " ON"

12

Read Mode

Detection of the MR effect: Read 0: Spins aligned Read 1: Spins opposing

Write Mode

Write 0: Aligned current pulses in bit and word lines: Spins alignedWrite 1: Opposed current pulses in bit and word lines: Spins opposing

NCCAVS March 17, 2004

Kamel Ounadjela (kno@cypress.com)



STANDARD MRAM PROCESS



ADDS ON TO STANDARD LOGIC AND/OR MEMORY PROCESS

13



Kamel Ounadjela (kno@cypress.com)



MRAM PROCESS And INTEGRATION



14



Kamel Ounadjela (kno@cypress.com)



IMPORTANCE OF WITHIN-ARRAY MATCHING

- BASIC FEASIBILITY PROVEN SINGLE MRAM BIT /S WORKING (THIS IS NOT A TRIVIAL STATEMENT...)
- CHALLENGE FOR A VIABLE MRAM PRODUCT:
 MAKING ALL BITS IN A DIE SUFFICIENTLY IDENTICAL
 - **CELL & BIT DESIGN FOR OPTIMUM MARGIN**
 - ✓ IMPROVED MTJ MATERIALS
 - **∠** PROCESS INTEGRATION

DESIRED WITHIN-ARRAY DISTRIBUTIONS





READ YIELD: MTJ STACK

SCHEMATIC LAYER STRUCTURE

TYPICAL X-WFR DATA (8") @ 300 mV



• RA ~3 k? -?m², MR @ 300 mV ~25-40% (MATERIAL DEPENDENT)

NCCAVS March 17, 2004 16 Kamel Ounadiela (kno@cypress.com)



 MTJ BARRIER INTEGRITY IS CRITICAL FOR WIDE SEPARATION OF WITHIN-ARRAY RESISTANCE DISTRIBUTIONS



• DIFFERENCES MAY NOT BE SIGNIFICANT AT THE SINGLE BIT PERFORMANCE LEVEL (MR, RA), BUT...





• ...IN LARGE BIT POPULATIONS, IMPROVED BARRIER SHOWS REDUCED BIT-TO-BIT VARIABILITY



CUMULATIVE PROBABILITY PLOTS OF RESISTANCE DIFFERENCE BETWEEN NEIGHBOURING BITS SAMPLED FROM THE ARRAYS OF MTJs WITH ALOX BARRIER PREPARED IN VARIOUS WAYS





• WITH MTJs OF IMPROVED MICROSTRUCTURE, A TIGHT CONTROL OF WITHIN-ARRAY BIT RESISTANCE CAN BE ACHIEVED



MTJ RESISTANCE VARIATION WITHIN A FULLY INTEGRATED 256K DIE: NORMAL DISTRIBUTION (1.1%), NO OUTLIERS

19

NCCAVS March 17, 2004

Cypress Connects.

Kamel Ounadiela (kno@cvpress.com)



• "LOW" AND "HIGH" RESISTIVITY DISTRIBUTIONS WITHIN A 256K MRAM DIE SHOW A DISTINCT SEPARATION (>23?)







✓ The Half Select Problem:

Switching Distribution is a killer => Needs to be tighten to increase writing Margin





IDEAL WRITE/DISTURB WINDOW



Kamel Ounadiela (kno@cvpress.com)







SORT TEST FOR BL & DL DISTURB





Writing Checkerboard

Writing Inverse checkerboard

Writing Checkerboard

Writing Inverse checkerboard

- Bit counts = 5
- Allow to check multiple disturbs and select on each site
- Output is range of current at which select/Disturb is best Cypress Connects.

NCCAVS March 17, 2004



COMPARE



Bit counts = 9



Kamel Ounadiela (kno@cvpress.com)



NCCAVS March 17, 2004

1 DIE SORT YIELD W/ BL & DL DISTURB



Cy shape:

25

Uses the S state for the writing and the C state for the disturb.

Sold operating window

Shape designed to have the C state stable at rest for improving the Bit Line Disturb (Vortex formation).

Needs the Digit Line current to reach the S state



CYPRESS Improved Shape: Uses C and S states¹⁸

Magnetic states very close in energy. Small perturbations (defects for instance) may force to stab<u>ilize in one states at the expense of the other.</u>



26

NCCAVS March 17, 2004

Kamel Ounadjela (kno@cypress.com)



How reversal occurs when starting from C states...



 Select and Disturb Behavior
 22

 Driving the Communications Revolution
 Exect and Disturb Behavior
 22

 Improved Free Layer+Integration
 Exect and Disturb Behavior
 22



NCCAVS March 17, 2004 28 Kamel Ounadjela (kno@cvpress.com)



 Reducing Interlayer coupling by Optimizing Integration (Etch + Material Stack
 Cypress Connects.

NCCAVS March 17, 2004

29

Kamel Ounadjela (kno@cypress.com)

CYPRESS X- Wf Interlayer Coupling vs Disturbed Bits In Dies



Larger the interlayer coupling, larger is the median Disturbed Bits

Having an Interlayer Coupling close to Zero is not good enough
 NCCAVS March 17, 2004
 30
 Kamel Ounadjela (kno@cvpress.com)



Driving the Communications Revolution

PRESS



No Interlayer Coupling

Positive Interlayer Coupling: Neel Coupling Favor the parallel State

Negative Interlayer Coupling: Poles due to Pinned Layer Favor Antiparallel State

Kamel Ounadiela (kno@cvpress.com)



 BALANCED BIT HYSTERESIS LOOP IS DESIRED FOR SYMMETRICAL AND STABLE BIT SWITCHING



• THE TWO BALANCING SCHEMES ARE ALMOST IDENTICAL AT THE SINGLE BIT SWITCHING LEVEL, BUT...





Orange Peel coupling (Neel type)

- Originates from roughness during deposition of magnetic films.
- Interlayer coupling is negative (Favors Parallel state)
- Uniformity dictated by the roughness height and wave length. Today,we are able to achieve a Neel Coupling close to 10e by making extremely smooth and uniform stacks.



$$H ? \frac{?^{2}}{\sqrt{2}} ? \frac{h^{2}}{? t_{F}} ? Ms \exp ? 2? \sqrt{2} t_{S} / ? ?$$





• ...IN LARGE BIT POPULATIONS, ZERO NEEL COUPLING ALLOWS FOR NARROWER BIT SWITCHING DISTRIBUTION



MTJ Switching Field [a.u.]

CUMULATIVE PROBABILITY PLOTS OF BIT SWITCHING DISTRIBUTIONS SAMPLED FROM THE ARRAYS OF MTJs PATTERNED USING DIFFERENT LOOP CENTERING SCHEMES

∠ BETTER CONTROL OF BIT-TO-BIT VARIABILITY

NCCAVS March 17, 2004 34 Kamel Ounadiela (kno@cypress.com)



NCCAVS March 17, 2004

NEAR-ZERO NEEL COUPLING

LOW NEEL COUPLING POSSIBLE WITH NANOCRYSTALLINE AND SMOOTHER MTJ LAYERS



LOW NEEL COUPLING CORRELATES WITH MORE HOMOGENEOUS MTJs (TEM CROSSECTIONS)





SCALABILITY

- **Technology Elements:**
 - 100nm Technology Node: Cell Size Below 0.2 ?m2
 - **TJ Size Metal Limited**
 - Magnetic cladding on top of Metal Line to Boost the magnetic field provided by the current
- Scaling Challenges
 - Reaching the Superparamagnetic limit (Making the dot smaller)
 - 1. Data Retention and Error Rate. Needs new scheme to go beyond this limit
 - Switching
 - 1. Increased switching current: Need Magnetic Liners To Boost Magnetic Field (4X) with the same current
 - **2.** Patterning Control
 - Junction Resistance

1. Need extra control on RA product and higher MR ratio: Need New Magnetic Stack and Better Etch control NCCAVS March 17, 2004 Magnetic Stack and Better Etch control Kamel Ounadjela (kno@cvpress.com)



SUMMARY

- Most of the issues to make a manufacturable MRAM Part have been resolved: Working parts have been demonstrated. Still Some problems subsist such as Yield Increase (Compared to SC Technology)
- **3 Vectors of Optimization**
 - **Solution: Dot Shape optimization:**
 - ✓ Stack and Integration optimization:

 - ∠ Interlayer Coupling: Critical issues are Control of Poles Thru
 - Pinned layer: Avoid any poles to affect switching of the free layer
 - Smoothness, Smoothness and Smoothness again
 - **K** Limit Thermal Degradation
 - *Brogramming Conditions*
 - ∠ Pulse width
 - Time delay between DL and BL pulses found critical to have a sharp transition between write and no write

37



Acknowledgements:

Witek Kula Fred Jenne Bettye Wadkins Hualiang Yu Bill Koutny Helen Chung Sam Geha Eugene Chen Biju Parameshwaran Mehran Sedigh Ben Schwarz Chang Ju Choi June Sananikone Jeff Kaszubinski



Kamel Ounadjela (kno@cypress.com)

38