



Fabrication and characterization of high-performance polymer thin-film transistors

Alberto Salleo
Palo Alto Research Center
*3333 Coyote Hill Road
Palo Alto, CA*




Large-area electronics



Source: Apple



Source: Gyricon Media




Source: dpiX

Low-T → Flexible substrates!


parc
Palo Alto Research Center

Alternatives to Photolithography


photolithography




IBM



Screen Printing
web or sheet fed
simple
(Princeton, UCSC, UCLA)



AIP printhead - PARC



Rogers, et. al. PNAS 2002


Microcontact Printing
small features
rapid patterning
(Harvard, Bell Labs, IBM)

Challenges: materials compatibility, feature sizes, registration, process development





Outline

- Organic semiconductors
- Polymer thin-film transistors
- Patterning techniques
- Non-ideal behavior in polymer TFTs:
 - Contact resistance
 - Bias stress
 - Limits of polymer TFTs?

Organic semiconductors come in 2 “flavors”




Pentacene is the best performing small molecule organic semiconductor



Polymeric Organic Semiconductors offer processing advantages


- deposited from solution
- amorphous or semicrystalline films
- good mechanical properties for flexible substrates

XPT: regio-regular poly(thiophene)



mobility ~ 10^{-2} to 10^{-1} $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$
Xerox Research Centre Canada


F8T2: poly(9,9-dioctylfluorene-co-bithiophene)




mobility ~ 10^{-3} to 10^{-2} $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$
Dow Chemical

Carefully designed polymers form ordered films

XPT



F8T2



H. Sirringhaus et al., APL 77(3), 406 (2000)

Outline

- Organic semiconductors
- Polymer thin-film transistors
- Patterning techniques
- Non-ideal behavior in polymer TFTs:
 - Device structure and contact resistance
 - Bias stress
 - Limits of polymer TFTs?


Thin-film transistor

What is important?

- A. Conduction at the semiconductor-dielectric interface
- B. Contacts - injection of holes, (and blocking of electrons)
- C. Electronic stability
- D. Ambient stability
- E. Fabrication technology

$$I_D/V_D = (W/L)C_G \mu_F (V_G - V_T)$$



Conduction = geometry . mobility . voltage
(design material application)






Typical dimensions

Dielectric 100-500 nm
Semiconductor 20-50 nm
Channel “height” <1 nm
Channel length 2-100 μm
Channel width 10-500 μm

Disorder and TFT characteristics




Chemically functionalized dielectric surface greatly enhances mobility





A. Salleo, M. L. Chabinyc, M. S. Yang,
R. A. Street
APL 81(23), 4383 (2002)

Mobility enhancement controlled by molecular ordering at the interface




High-performance poly(thiophene) transistor


$\mu \sim 0.1 \text{ cm}^2/\text{V.s}$
 $I_{\text{on}}/I_{\text{off}}$ up to 10^9



Environmental stability




Where are we at this point?



Outline

- Organic semiconductors
- Polymer thin-film transistors
- Patterning techniques
- Non-ideal behavior in polymer TFTs:
 - Device structure and contact resistance
 - Bias stress
 - Limits of polymer TFTs?


Patterning and properties




- Channel definition
- Device isolation
- Array design

- Carrier mobility
- On/Off ratio
- Stress


Patterning at “intermediate” scales enables use of non-conventional techniques




Ink-jet printing of wax is used to define the device structure




a) substrate with contacts




b) print wax



c) deposit SAM; remove wax




d) dipcoat polymeric semiconductor



TFTs are completed by taking advantage of patterned dewetting


M. L. Chabinyc, W. S. Wong, A. Salleo, K. E. Paul, R. A. Street
APL 81(23), 4383 (2002)



Jet-printed Organic Semiconductors

- **Additive process**
- **Digital mask**
- **Alignment better than 5 microns**
- **Variety of substrates, dielectrics, surface treatments possible**
- **Top or bottom contacts possible**


Direct deposition of active material



Acoustic inkjet printing (AIP)

Ink-jet printing requires optimization

Semiconductor not dissolved






Semiconductor dewetting



Optimize

- *Temperature of solution and substrate*
- *Concentration of solution*
- *Drop-to-drop overlap*
- *Print speed*


All print-patterned TFT





Outline

- Organic semiconductors
- Polymer thin-film transistors
- Patterning techniques
- Non-ideal behavior in polymer TFTs:
 - Device structure and contact resistance
 - Bias stress
 - Limits of polymer TFTs?



Staggered TFT performs better than coplanar TFT



Threshold voltage shift during operation reduces output current




Characteristic recovery time is strongly material-dependent




Bias stress is due to gate potential shielding
by trapped charge ($=C_0\Delta V_T$)

Bias stress occurs in pulsed operation

F8T2




Where is the charge trapped?




Trapping depends on effective stress not on dielectric or dielectric/semiconductor interf.


A. Salleo and R. A. Street, accepted in JAP



Recovery rate scales with absorption of bandgap radiation in the polymer





Charge trapping occurs within the polymer




Trapping kinetic in both polymers is “bimolecular”

$$\frac{dN_h}{dt} \propto -kN_h^2$$



Bias stress may dictate design requirements for TFTs



$V_G \sim -20V$
 $V_{DS} \sim -20V$
 $I \sim 1 \mu\text{A}$
 $\mu \sim 0.015 \text{ cm}^2/\text{V.s}$

$$\frac{W}{L} = \frac{2I}{(V_G - V_T) \times 10^{12} \times \mu} \approx 40$$

Conclusions

- Organic electronics may enable new applications.
- Solution processing enables low-cost patterning techniques such as jet-printing.
- Polymer TFTs are approaching the properties necessary for large-area electronics.
- Control over dielectric/semiconductor interface is necessary for optimal device performance.
- Non-ideal behaviors of the material need to be understood for real applications.


Challenges

- Organic dielectric (capacitance, compatibility, process).
- Encapsulation and via holes.
- Reliability, reproducibility and electrical stability.




Michael Chabinyc
Kateri Paul
William Wong
Steve Ready
Raj Apte
Robert Street
JengPing Lu
Dietmar Knipp

Xerox Research Centre of Canada



Beng Ong
Ping Liu
Yiliang Wu



MOTOROLA LABS

Dan Gamota



Paul Townsend
Dave Brennan
Mitch Dibbs

NIST ATP GRANT: 70NANB0H3033

