


Roadmap of SiGe BiCMOS technologies

Greg U'Ren

Conexant Systems

April 17, 2002

BiCMOS Technology at Conexant




Continued dominance of bipolar in RFIC

- **BJT/HBT higher performance than MOSFET**
 - MOS moving from MHz to GHz
 - BJT moving from 1-2 GHz to >200 GHz
- **Significantly lower cost than GaAs**
- **High-level integration complexity with BiCMOS technology at moderate cost penalty**


SiGe RF big bang

BJT technology curve




Exceptional technological progress in <5 yrs
SiGe BJT on 6x faster performance curve

SiGe BiCMOS secures leading RFIC position




- CMOS and BJT technology advances along near-parallel paths
- SiGe maintains performance advantage ~2x over MOS at 0.10 μ m

Technology cost comparisons




- Cost curves advance near-parallel
- BiCMOS has moderate cost penalty over CMOS at same technology node

Performance-Cost comparisons




- Overall more performance at less cost
- skewed curves with advantage to BiCMOS beyond 0.10μm

Wireless: 3G System Block Diagram



Wireline: Optical Networking Block Diagram



- **Device Design for 200 GHz Ft and Fmax**
- **0.18 μm SiGe BiCMOS Process Integration**

Device optimization parameters

- **Aggressive vertical scaling to minimize diffusion component**

- Band-gap engineering
- Collector doping
- Emitter resistance (R_e)
- Base width reduction (W_b)

$$f_T = \frac{1}{2\pi\tau_{ec}} = \left\{ 2\pi \left[R_e(C_{je} + C_{jc}) + \frac{kT}{qI_c}(C_{be} + C_{bc}) + R_c C_{bc} + \frac{W_b^2}{\eta D_b} + \frac{W_c}{2v_s} \right] \right\}^{-1}$$

Depletion terms


diffusion

- **Aggressive lateral scaling to minimize depletion terms**

- Emitter width (W_e)
- SA emitter


$$f_{\max} = \sqrt{\frac{f_T}{8\pi R_b C_{bc}}}$$

Device Design for 200 GHz F_t and F_{max}




SiGe Collector Doping

$$1/F_t \sim (R_e + kT/I_c) (C_{be} + C_{bc}) + W_b^2 / (2 D_b) + W_c / (2 V_s) + R_c C_{bc}$$




SiGe Emitter Resistance

$$1/F_t \sim (R_e + kT/I_c) (C_{be} + C_{bc}) + W_b^2 / (2 D_b) + W_c / (2 V_s) + R_c C_{bc}$$




SiGe Emitter Resistance

$$1/F_t \sim (R_e + kT/I_c) (C_{be} + C_{bc}) + W_b^2 / (2 D_b) + W_c / (2 V_s) + R_c C_{bc}$$



SiGe Base Width


$$1/F_t \sim (R_e + kT/I_c) (C_{be} + C_{bc}) + W_b^2 / (2 D_b) + W_c / (2 V_s) + R_c C_{bc}$$




Carbon Doping

- + Reduces B diffusion
- Degrades mobility
- Increases E_g
- = Reduces W_b
- = Only small improvement in F_t

Base narrowing for performance gain





SiGe Base Width



Lateral Scaling



$$1/F_t \sim (R_e + kT/I_c) (C_{be} + C_{bc}) + W_b^2 / (2 D_b) + W_c / (2 V_s) + R_c C_{bc}$$

$$F_{max} = (F_t / (8\pi R_b C_{bc}))^{1/2}$$



Good scaling properties maintain F_t constant as W_e is reduced increasing F_{max}

SiGe BiCMOS Landscape (Dec '01)




* Current required to reach peak Ft for minimum We and Le=1 μ m

200 GHz Ft/Fmax opens the door to 80 Gb applications in Silicon

- **Device Design for 200 GHz Ft and Fmax**
- **0.18 μm SiGe BiCMOS Process Integration**


0.18 μm SiGe BiCMOS Process Integration



SiGe BiCMOS: Buried Layer Integration

Epi-Based


1. N+ Buried Layer Implant
2. Buried Layer Drive
3. N- Epitaxy



Lower Collector Resistance

Epi-Less

1. High energy N+ Buried Layer Implant




Lower Cost
Lower Collector Substrate Capacitance

SiGe BiCMOS: Isolation

Deep Trench


1. Deep Trench Etch
2. Deep Trench Oxide/Polysilicon Fill
3. N/Pwell Formation



4x Lower Collector-Substrate Capacitance

Junction

- N/Pwell Formation




Lower Cost


SiGe BiCMOS: Collector Implants

Used to differentiate multiple NPNs on the same wafer

Collector Implants




0.35 μm SiGe BiCMOS Example



Tradeoff between F_t , C_{bc} , and breakdown becomes a design variable



SiGe BiCMOS: Gate Formation



Gate formed prior to SiGe deposition to minimize thermal budget on NPN



SiGe BiCMOS: Emitter-Base Integration

QSA





- + Lowest Cost
- High R_b

Selective Epi



- + Easy "Plug-in" to Si NPN
- + C_{jc} self-aligned to emitter
- Requires selective SiGe


Sacrificial Emitter




- + Lowest R_b
- + Best Scaling Properties

SiGe120 Cross-Section


6 Layers of Metal




1.5 fF/ μm^2 MIM Capacitor



25 Ω/sq Metal Resistor



NPN Transistor



Conclusions

- **The bipolar device has continued dominance in RFIC space for the foreseeable future**
 - SiGe has opened a permanent gap in performance vs. CMOS
 - SiGe BiCMOS Cost / Area / GHz is competitive with that of deep-sub μ CMOS
- **Aggressive vertical and lateral scaling has so far enabled 200 Ft/Fmax**
 - Advancement of vertical profile largely responsible for gains
 - Further device / process optimization en route to 300Ghz