



Properties and Applications of Strained Si/SiGe

Dr. Arkadii V. Samoilov
Technology Manager

Dr. AnnaLena Thilderkvist
300mm Epi Technology

Epi Substrate Division
Applied Materials

April 17, 2002

Epi Substrate Division

TCG PRODUCT BUSINESS GROUP



Outline of talk

- *Bandgap Engineering*
- *Strained Si - Growth*
- *Film Characterization - Strain, Defect density*
- *Device Structure, challenges*
- *Strained Si on SOI*
- *Conclusions*

Epi Substrate Division

TCG PRODUCT BUSINESS GROUP



Epi *Si, Ge, and C: Building Blocks of New Electronic Materials*

$Si_{1-y}C_y$ Si $Si_{1-x-y}Ge_xC_y$ $Si_{1-x}Ge_x$

Tension
No Strain when $x \sim 10y$
Compression
Tension

Strained $Si_{1-y}C_y$ on Si **$Si_{1-x-y}Ge_xC_y$ on Si** **Strained $Si_{1-x}Ge_x$ on Si** **Strained Si on $Si_{1-x}Ge_x$**

Epi Substrate Division TCG PRODUCT BUSINESS GROUP APPLIED MATERIALS

Epi *Band Gap Engineering*


Tension
Compression
Tension

Strained $Si_{1-y}C_y$ on Si **Strained $Si_{1-x}Ge_x$ on Si** **Strained Si on $Si_{1-x}Ge_x$**

$DE_c \sim 5y$ [eV]
 $DE_v \sim 0.5x$ [eV]
 $DE_c \sim 0.6x$ [eV]


E_c E_c E_c
 E_v E_v E_v


Epi Substrate Division TCG PRODUCT BUSINESS GROUP APPLIED MATERIALS




Applications for Low Temperature SiGe and SiGeC Epitaxy

Material	Application	Benefits	Status
$Si_{1-x}Ge_x$ $0 < x < 0.3$	Base of npn HBT	<ul style="list-style-type: none"> Enhanced gain due to barrier for holes drifting from SiGe base to Si emitter Enhanced frequency due to drift electrical field 	Volume production
$Si_{1-x}Ge_xC_y$ $0 < x < 0.3$, $y < 0.002$	Base of npn HBT	<ul style="list-style-type: none"> Reduction of boron diffusion by carbon 	R&D/ Pilot production
$Si_{1-x}Ge_x$ $0 < x < 0.3$	Elevated source/drain of MOSFET	<ul style="list-style-type: none"> Reduced thinning of source/drain areas during silicidation (Ge can be used to increase growth rate) 	R&D/ Pilot production
Strained Si on $Si_{1-x}Ge_x$ $0.2 < x < 0.5$	Channel of MOSFET	<ul style="list-style-type: none"> Enhanced speed due to increase in mobility 	R&D
SiC, $0 < y < 0.02$	Channel of MOSFET	<ul style="list-style-type: none"> Enhanced speed due to increase in mobility 	R&D
$Si_{1-y}C_y$ $0 < y < 0.02$	Base of npn HBT	<ul style="list-style-type: none"> Enhanced gain due to barrier for electrons drifting from SiC base to Si emitter Enhanced frequency due to drift electrical field 	R&D
$Si_{1-x}Ge_x$ $x < 0.1$	Waveguides	<ul style="list-style-type: none"> Increased refractive index 	R&D
$Si_{1-x}Ge_x$ $x > 0.3$	Photodetectors	<ul style="list-style-type: none"> Increased infrared light absorption 	R&D

Epi Substrate Division
TCG PRODUCT BUSINESS GROUP





Strained Si on Si-substrate



Ge Conc

30% 0%

▼ Depth




Strained Si-Epi, ~10-20 nm

SiGe, 30 %, ~0.5 microns

Graded Buffer SiGe,
~5-30 %, ~2 microns

Si-substrate

Epi Substrate Division
TCG PRODUCT BUSINESS GROUP




Why Strained Si?

Advantages:

Bulk electron and hole mobility is enhanced in Strained Si:
 For p-MOSFET, hole mobility increases for Ge content up to 30-40%, while for n-MOSFET, the electron mobility saturates at about 20% of Ge.

Reported Improvements:

- Electron mobilities > 70 % on bulk Si NMOS is reported by IBM which translates into > 35% Id improvement (VLSI '01)
- Electron mobilities of > 50 % and hole mobilities 15-20 % on SOI is reported by IBM (VLSI '01)
- Electron mobilities of 1.7x on SOI is reported by Hoyt (IEEE El. Dev. Lett '01)
- Electron mobilities > 75 % on bulk Si is reported by Hoyt, Gibbons & Rim (IEEE Trans, '00)

Key issues:




- Gate Oxidation
- Device Isolation
- Self Heating
- Growth rate - cost
- Defect density at surface
- Process integration difficulties

Epi Substrate Division

TCG PRODUCT BUSINESS GROUP



Silicon Epitaxy Process Characterization



CEA/LETI - AMAT JDP
 (Solid State Technology,
 July 2001)

20 Torr
 Silane: 650 C
 DCS: 750 C

Epi Substrate Division


TCG PRODUCT BUSINESS GROUP








Monitoring the Process



Ge flow vs. time can be monitored with SECS
 The Ge setpoint and actual flow can also be watched on screen







Non-linear Graded Ge Profile Control















Etch Pits: Measure of Threading Dislocation Density

Diluted Schimmel Etch: CrO3, HF, DI Water

	Field Count (cm ⁻²)	EPD (pile-up) (cm ⁻²)	EPD ₂ (pile-up) (cm ⁻²)
High Temperature	2x10 ⁶	(0.8-1.1)x10 ⁴	(2.5-3.3)x10 ⁴
Low Temperature	9.7x10 ⁵	1.3x10 ⁵	(0.93-1.1)x10 ⁵


Source: AMAT Epi Technology, MIT

High Temperature Deposition



One Threading Dislocation per Image Area


Low Temperature Deposition




Methods to Reduce Dislocation Density


1. Optimize Grade (~10%Ge/um), Temperature.
2. Restricted Geometry (Termination of Dislocations at Dielectric).
3. CMP (Reduced Pile-Up: Less Dislocations Relieve the Same Stress).

Low Etch Pit Density in Si_{0.8}Ge_{0.2} Graded Structures

Epi Substrate Division
TCG PRODUCT BUSINESS GROUP




NMOS





p-Strained Si

p-Relaxed Si_{1-x}Ge_x


p-Graded Layer Si_{1-y}Ge_y

p+ Si-substrate

Epi Substrate Division
TCG PRODUCT BUSINESS GROUP





Increase in Mobility and Drive Current in Strained Si-MOSFET



Drain Current $I_D \sim W C_{ox} (V_{gs} - V_t) v$, v - velocity

Drain Current
 Increase in NMOS: 70%
 Increase in PMOS: 51%


$Si_{0.7} Ge_{0.3}$




Mobility
 Increase in NMOS: X2.2
 Increase in PMOS: X1.4

- Mobility Increase in NMOS Saturates at Ge~20%
- Mobility Increase in PMOS Increases up to Ge~30-40%

Source: N. Sugii, Hitachi. Presented at AMAT Epi Symposium, Japan 2002


Epi Substrate Division
TCG PRODUCT BUSINESS GROUP





Strained Si and SIMOX

Mizuno, Toshiba


SiGe, max 10%
Graded SiGe
from 0 to ~10%



Relaxed SiGe




$^{16}O^+$ implant, 65-200keV




Oxygen implant


**Anneal at 1350C
for ~3-4 hours**



200-300nm

**Regrowth of
SiGe, 18%**



Epi Substrate Division
TCG PRODUCT BUSINESS GROUP


Epi Increase in Mobility and Drive Current in Strained Si-MOSFET

Drain Current $I_D \sim W C_{ox} (V_{gs} - V_t) v$, v - velocity

Drain Current
 Increase in NMOS: 80%
 Increase in PMOS: 40%

Mobility
 Increase in NMOS: 62%
 Increase in PMOS: 5% (vs Universal)
 30% (vs Control)

- Mobility Increase in NMOS Saturates at Ge~20%
- Mobility Increase in PMOS Increases up to Ge~30-40%

Source: T. Tezuka, Toshiba. Presented at AMAT Epi Symposium, Japan 2002

Epi Substrate Division

TCG PRODUCT BUSINESS GROUP

APPLIED MATERIALS

Epi Strained Si and Smart Cut

Huang, IBM

CMP

bonding

Temperature treatment causes splitting:

Surface touch polishing

Epi Substrate Division



TCG PRODUCT BUSINESS GROUP

APPLIED MATERIALS



Relaxed SGOI and Strained Si by Bond and Etch Back

$Si_{0.75}Ge_{0.25}$




- Mobility for Strained Si on SGOI Comparable to Mobility for Strained Si on Thick Relaxed SiGe
- 70% Enhancement in Electron Mobility

Source: J. Hoyt, MIT. Presented at AMAT Epi Symposium, Japan 2002



Compliant Substrate

- Very thin layer of Si (5-20 nm) on SiO_2 . When growing SiGe layer on top of the thin Si, at a certain point the SiGe will relax, creating defects in the Si layer, which will comply to the relaxed SiGe.
- If this works, much thinner SiGe layers can be used, which results in higher throughput.





Strained Si Technology

- *Strained Si Process Has Been Demonstrated in Epi Centura*
- *Strain in Si and Relaxation of SiGe Has Been Verified by XRD, Raman, TEM*
- *Thermal Stability to Subsequent Processing:*
 - *Ge Diffusion: $2(Dt)^{1/2} \sim 6$ nm for 1h at 900 C. Activation Energy 3.3 eV.*
 - *Strain Relaxation: Undetectable after 850 C 1h Anneal. RTA at Higher Temperatures Possible*
- *Key Issues:*
 - *Growth Rate is Key for Production-Worthiness*
 - *Defect Density is critical. The graded layer approach Leaves the Defects in the Bottom Layer. A Defect-Free Strained Layer Is Thus Achieved.*



Challenges of Strained Si on SiGe

1. *Increased Junction Capacitance and Leakage (due to Higher Dielectric Constant and Lower Band Gap).*
2. *Reduced Thermal Conductivity (15x) of SiGe (Self-Heating).*
3. *Short Channel Effects.*
4. *Dislocations ($>10^9/cm^2$).*
5. *Integration of NMOS and PMOS.*
6. *Enhanced As, P Diffusion (Smaller L_{eff} for a Given L_{poly}).*
7. *Parasitic Hole Channel at Strained SiGe/Si Interface.*



Ways to Reduce Dislocation Density

1. *Optimize Grade (~10%Ge/um), Temperature.*
2. *Restricted Geometry (Termination of Dislocations at Dielectric).*
3. *CMP (Reduced Pile-Up: Less Dislocations Relieve the Same Stress).*



Acknowledgements

*Arkadii Samoilov
Lori Washington
Yihwan Kim
Paul Comita
Ann Waldhauer
Lance Scudder*