

# **Silicon-Germanium:** from Microelectronics to Micromechanics

Tsu-Jae King

Department of Electrical Engineering and Computer Sciences  
University of California, Berkeley, CA 94720-1770 USA

April 17, 2002


*Thin Film Users Group Meeting  
AVS Northern California Chapter*

## **Outline**

- **Introduction**
  - IC technology advancement
- **Microelectronics Applications for SiGe**
  - Poly-SiGe gate
  - SiGe raised source/drain
- **SiGe MEMS Technology**
  - Properties of poly-SiGe
  - Modular integration with CMOS
- **Summary**

# IC Technology Advancement

Rapid advances in IC technology have been achieved primarily by scaling down transistor lateral dimensions



Source: Mark Bohr, Intel Corporation

April 17, 2002

T.-J. King, UC Berkeley


## Bulk-Si MOSFET

- Leakage current is the primary barrier to scaling
- To suppress leakage, we need to employ:
  - Higher body doping  $\rightarrow$  lower carrier mobility, higher junction capacitance, increased junction leakage
  - Thinner gate dielectric  $\rightarrow$  higher gate leakage
  - Ultra-shallow S/D junctions  $\rightarrow$  higher  $R_{sd}$

Metal-Oxide-Semiconductor  
Field-Effect Transistor:

Desired characteristics:

- High ON current ( $I_{dsat}$ )
- Low OFF current



T.-J. King, UC Berkeley

April 17, 2002

# SIA Int'l Technology Roadmap for Semiconductors (2001)

Year	2001	2002	2003	2004	2005	2006	2007
Technology Node	130 nm	115 nm	100 nm	90 nm	80 nm	70 nm	65 nm
$T_{ox}$			Solutions		No Known		
$I_{dsat}$			Being Pursued		Solutions		

- Advanced materials will be needed for bulk-Si MOSFETs to meet ITRS specifications

T.-J. King, UC Berkeley

April 17, 2002

## Why Silicon-Germanium?

- Compatible with Si

	III	IV	V
	B	C	N
	Al	Si	P
	Ga	Ge	As

- Easily integrated into CMOS technology
- Properties can be tailored by adjusting Ge content

T.-J. King, UC Berkeley

April 17, 2002

# Properties of Si and Ge

	Si	Ge
Band gap	1.12 eV	0.67 eV
Lattice constant	5.431 Å	5.646 Å
Carrier mobilities	1350 cm <sup>2</sup> /Vs 480 cm <sup>2</sup> /Vs	3900 cm <sup>2</sup> /Vs 1900 cm <sup>2</sup> /Vs
Melting point	1415°C	937°C

- **Si<sub>1-x</sub>Ge<sub>x</sub> properties are advantageous for**
  - Band-gap engineering (e.g. HBTs)
  - Strain-engineered MOSFETs
  - Low resistivity source/drain contacts
  - Low-T processing (e.g. integrated CMOS/MEMS)

T.-J. King, UC Berkeley

April 17, 2002

# Outline

- **Introduction**
  - IC technology advancement
- **Microelectronics Applications for SiGe**
  - Poly-SiGe gate
  - SiGe raised source/drain
- **SiGe MEMS Technology**
  - Properties of poly-SiGe
  - Modular integration with CMOS
- **Summary**

T.-J. King, UC Berkeley

April 17, 2002

## Approaching 1.4 nm $T_{ox,eq}$

- **Use high- $\kappa$  gate dielectric** (by 2005?)  
Thicker physical thickness for given  $C_{gate}$  (F/cm<sup>2</sup>)  
-> lower gate leakage current  
HfO<sub>2</sub> is a promising candidate  
Issues:
  - Thermal stability
  - Interfacial SiO<sub>2</sub> layer -> increased  $T_{ox,eq}$   
- may be needed for good mobilities
- **Reduce/eliminate gate depletion effect**  
Poly-Si<sub>1-x</sub>Ge<sub>x</sub> or metal (by 2007?)  
Issues:
  - Process compatibility
  - Work function

T.-J. King, UC Berkeley

April 17, 2002


## Poly-SiGe Gate

- **Advantages:**
  - Reduced gate depletion effect (GDE)
  - Less boron penetration through gate oxide
  - Process integration is straightforward
  - Work functions are appropriate
    - N+ poly-SiGe gate for NMOS
    - P+ poly-SiGe gate for PMOS
- **Optimal Ge content ~20%**  
(W.-C. Lee *et al.*, *IEEE Electron Device Letters*, Vol. 19, p. 247, 1998)
- **Poly-SiGe on high- $\kappa$  gate dielectric?**

T.-J. King, UC Berkeley

April 17, 2002

# Poly-SiGe/HfO<sub>2</sub> MOSFET



- PVD HfO<sub>2</sub> at UT Austin  
Prof. Jack Lee's group
- Conventional CMOS process flow
  - 800°C, 30m furnace anneal
  - + 1000°C, 10 sec RTA
- **Poly-SiGe gate yields lower  $T_{ox}$  (EOT)!**
- **Low gate leakage current maintained**


Q. Lu *et al.*, to be presented at 2002 VLSI Tech. Symp.

T.-J. King, UC Berkeley

April 17, 2002

# Poly-SiGe/HfO<sub>2</sub> Gate Stack

XTEM of gate stack



- Interfacial layer eliminated!
- EOT reduction similar to that achieved with surface nitridation (SN)
  - SN → degraded mobilities
- Promising for low EOT with low leakage, good mobilities (?)

Q. Lu *et al.*, to be presented at 2002 VLSI Tech. Symp.

T.-J. King, UC Berkeley

April 17, 2002

# Achieving Low $R_{sd}$

- **Increase source/drain dopant concentration**  
Issue: • Ultra-shallow junction formation
- **Use elevated source/drain structure**  
Issue: • Process complexity
- **Lower source/drain contact resistance**  
Issue: • New materials / process complexity

T.-J. King, UC Berkeley

April 17, 2002


# SiGe Raised Source/Drain

- **Raised S/D -> low sheet resistance**
  - thicker S/D contact region
- **SiGe -> low specific contact resistivity  $\rho_c$** 
  - smaller bandgap -> smaller Schottky barrier
  - lower resistivity

$\rho_c \sim 10^{-8} \Omega\text{-cm}^2$  for  
germanosilicides on SiGe

Prof. Ozturk's group at NCSU

=> meets ITRS requirement!




T.-J. King, UC Berkeley

# Selective Deposition of Ge


- Conventional LPCVD tool
  - GeH<sub>4</sub> gas, 340°C, 300mT
- Ge deposits selectively onto Si

XTEM of selectively grown Ge



T.-J. King, UC Berkeley

XTEM of UTB MOSFET w/ raised Ge S/D



Y.-K. Choi et al., *IEEE Electron Device Lett.*, Vol. 22, p. 447, 2001

April 17, 2002


## SiGe Raised S/D Process



Gate patterning  
6 nm CVD oxide  
(etch stop for spacer formation)




Nitride spacer formation ( $L_{sw}=25$  nm)




Oxide removal in S/D regions by HF dip  
Selective Ge LPCVD, 60 nm



20nm CVD oxide for capping layer  
B<sup>+</sup> implantation ( $6 \times 10^{15} \text{cm}^{-3}$ , 5keV)



“Single drain” structure w/  
shallow S/D extensions



Ge-B/Si intermixing(900°C, 7min)


T.-J. King, UC Berkeley

April 17, 2002



# SiGe Raised S/D PMOSFET

## Short-channel effects



P. Ranade et al., *IEEE Electron Device Lett.*, April 2002


T.-J. King, UC Berkeley

## ✓ Good SCE

$N_{sub} = 10^{17} \text{ cm}^{-3}$ ;  
no halo doping

## ✗ Low $I_{dsat}$

S&D underlap gate;  
process not yet optimized




April 17, 2002


# Thin-Body SOI MOSFETs

(by 2007?)

## Ultra-Thin Body



## Double Gate




**Common feature: A thin body, such that no conduction path is far from the gate**

T.-J. King, UC Berkeley

April 17, 2002

# Double-Gate “FinFET”

- Self-aligned gates straddle thin silicon fin
- Current flows parallel to wafer surface




T.-J. King, UC Berkeley

April 17, 2002


# FinFET Structures

## Original:



## Simplified:

- “quasi-planar”
- simple CMOS layout




T.-J. King, UC Berkeley

April 17, 2002

# FinFET with SiGe Raised S/D


- Ge can be selectively deposited on top of Si fin(s)

Plan-view SEM of sub-50 nm  $L_{gate}$  multi-fin device after selective Ge



T.-J. King, UC Berkeley

XTEM of Si fin with selectively deposited Ge




N. Lindert et al., 2001 IEEE Int'l. SOI Conference

April 17, 2002

## $I_{dsat}$ Improvement w/ Raised S/D

$$L_{gate} = 90 \text{ nm}; W_{fin} = 70 \text{ nm}; W = 2 \times H_{fin} = 100 \text{ nm}$$



### Additional process steps:

- Remove  $\text{SiO}_2$  over S/D
- Selectively grow 70 nm Ge
- Implant dopants
- **750°C activation anneal\***
- 400°C FGA

→ **28% improvement in  $I_{dsat}$**

N. Lindert et al., 2001 IEEE Int'l. SOI Conference

**\*Ge offers low thermal processing budget for S/D formation**  
- useful for advanced gate-stack materials

T.-J. King, UC Berkeley

April 17, 2002

# Outline

- **Introduction**
  - IC technology advancement
- **Microelectronics Applications for SiGe**
  - Poly-SiGe gate
  - SiGe raised source/drain
- **SiGe MEMS Technology**
  - Properties of poly-SiGe
  - Modular integration with CMOS
- **Summary**

T.-J. King, UC Berkeley

April 17, 2002

# Why MEMS?

- **Enhance functionality/value of IC products using available microfabrication technology**

Product examples:


- **low-power, wireless building blocks**
  - MEMS antennas, microswitches, filters
- **cooler microprocessors**
  - micropumps, valves, and channels for cooling
- **bio chips**
  - microfluidics

T.-J. King, UC Berkeley

April 17, 2002

# MEMS Technology

## Surface-micromachining steps




T.-J. King, UC Berkeley

- Mechanical structures are fabricated using conventional IC fabrication techniques
- Microstructures are freed by selective removal of sacrificial layer(s)
- Si is structural material of choice
  - ✓ Excellent mechanical properties
  - × Residual stress and strain gradient are issues
- High-temperature (>900°C) annealing necessary

April 17, 2002

# MEMS Resonator



T.-J. King, UC Berkeley

- Electrostatic force is applied by a comb drive to a suspended shuttle
- Motion is detected capacitively by a sense comb

April 17, 2002

# Integrated Microsystems


- **Modular, electronics-first approach is attractive**
    - ✓ Separate development of micromechanics, microelectronics
    - ✓ Manufacture using IC and MEMS foundries
    - ✓ Minimization of chip area
    - ✗ Presents technological challenges for poly-Si MEMS technology
- **Low-temperature micromachining process needed to simplify modular integration of CMOS and MEMS!**

T.-J. King, UC Berkeley

April 17, 2002

# Deposition of SiGe Films

Arrhenius plot of deposition rate



- Conventional LPCVD tool
  - add  $\text{GeH}_4$  as Ge source
- Dep. rate increases as Ge ↑
- $T_{\text{dep.}}$  can be lowered as Ge ↑
- $T_{\text{transition}}$  decreases as Ge ↑


T.-J. King *et al.*, *J. Electrochem. Soc.* 141, p. 2237, 1994

T.-J. King, UC Berkeley

April 17, 2002

# Etching of SiGe Films

## Etch rate vs. Ge content



Films are compatible with:

- wet-cleaning processes (x<0.6, except "SC-1" bath)
- conventional dry-etch processes (F, Cl, HBr chemistries)

T.-J. King et al., *J. Electrochem. Soc.* 141, p. 2237, 1994

T.-J. King, UC Berkeley

April 17, 2002

# Properties of Poly-SiGe


## Residual Stress

Ge Content (%)	100	79	58	41	26
Dep. Temp. (C)	375	425	475	500	550
Pressure (mtorr)	100	100	100	100	100
SiH4 (sccm)	0	17	46	100	200
GeH4 (sccm)	20	20	20	18	19
Dep. Time (min.)	155	120	80	80	50
Film Thickness (nm)	940	760	765	710	871

- Undoped films deposited in polycrystalline form

### Measurements of Stress from Wafer Curvature

(As-deposited films, ~ 1micron thick)



- As-deposited Si<sub>1-x</sub>Ge<sub>x</sub> films have low stress!


T.-J. King, UC Berkeley

April 17, 2002

# Properties of Poly-SiGe

## Stress Gradient

Undoped as-deposited poly-Si<sub>0.8</sub>Ge<sub>0.2</sub> cantilevers  
(up to 1 mm long, 1 μm thick)



- Tip deflection for 1 mm beam: 15 μm  
⇒ Linear strain gradient =  $3 \times 10^{-5} \mu\text{m}^{-1}$   
(reference: N+ poly-Si (ADI) after anneal ->  $2.67 \times 10^{-5} \mu\text{m}^{-1}$ )

T.-J. King, UC Berkeley

April 17, 2002

# Properties of Poly-SiGe

## Etch Selectivity

### Etch Rates in μm/min

	HF	RCA, SC1	H <sub>2</sub> O <sub>2</sub> *	Cl <sub>2</sub> /HBr Plasma
Poly-Ge	~0	3.0	0.4	0.41
Poly-Si <sub>0.2</sub> Ge <sub>0.8</sub>	~0	0.75	0.08	0.37
Poly-Si <sub>0.4</sub> Ge <sub>0.6</sub>	~0	0.06	~0	0.31
Poly-Si	~0	~0	~0	0.16
Annealed PSG	3.6	~0	~0	~0

- Ge-rich films etch rapidly in oxidizing solutions  
⇒ **Poly-Ge can be a sacrificial material!**

T.-J. King, UC Berkeley

April 17, 2002



# Properties of Poly-SiGe

## Germanium as a Sacrificial Material

### Advantages:


- non-HF-based etchant
  - eliminates need for protective layer for electronics
  - does not damage Si
- high etch selectivity w.r.t. poly-Si, SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>

T.-J. King, UC Berkeley

April 17, 2002

# Si<sub>0.35</sub>Ge<sub>0.65</sub>-MEMS/CMOS Technology

Schematic cross-sectional view of modularly integrated devices



- **Conventional CMOS process (Al metallization)**
- **Structural layer: ~65% Ge, 2.5 μm thick**
  - deposited by LPCVD at 450°C (1 μm/hr), in-situ B doped (6 Ω/□)
  - no post-dep. anneal (-10 MPa stress; ~10<sup>-4</sup>/μm strain gradient)
- **Sacrificial layer: 100% Ge, 2 μm thick**
  - deposited by LPCVD at 450°C (~1 μm/hr)
  - selectively removed using H<sub>2</sub>O<sub>2</sub> (80°C) to release microstructures


T.-J. King, UC Berkeley

April 17, 2002

# Integrated SiGe-MEMS/CMOS


## Resonator next to Amplifier

- conventional layout of integrated MEMS



## Resonator on top of Amplifier

- smaller area --> lower cost
- reduced interconnect parasitics --> improved performance




A. E. Franke et al., *Solid-State Sensor and Actuator Workshop Technical Digest*, pp. 18-21, June 2000

T.-J. King, UC Berkeley

April 17, 2002

# Si<sub>0.35</sub>Ge<sub>0.65</sub> Resonator Response



Q = 14,000 at 40 µTorr


T.-J. King, UC Berkeley

April 17, 2002

# RF MEMS Technology

- Advantages of MEMS filters:

- Small size
- Low cost
- high Q (?)
- low phase noise



T.-J. King, UC Berkeley

April 17, 2002

# RF Transceivers of the Future


- Single-Chip, Scaled CMOS or BiCMOS
- Minimum External Components

**Wireless devices will be ubiquitous!**

- e.g. sensor networks

**Key goals:**

- minimum power dissipation
- minimum cost
- small form factor



P. R. Gray, 1997 ISSCC Short Course

T.-J. King, UC Berkeley

April 17, 2002

# Summary

- **MOSFET performance can be improved to meet ITRS specifications by using SiGe for**
  - gate electrode (thinner  $T_{ox,eq}$ )
  - SiGe raised S/D (lower  $R_{sd}$ )
- **SiGe can make MEMS more accessible for the semiconductor industry**
  - Modular integration of high-performance MEMS and electronics

T.-J. King, UC Berkeley

April 17, 2002

# Acknowledgements

- **Collaborators:**
  - Professors: Jeffrey Bokor, Roger Howe, Chenming Hu\*
  - Students: Leland Chang, Andrea Franke<sup>2</sup>, Daewon Ha, John Heck<sup>1</sup>, Nick Lindert<sup>1</sup>, Qiang Lu, Pushkar Ranade, Yee-Chia Yeo
  - Dr. Yang-Kyu Choi, Hideki Takeuchi, Dr. Erik Anderson<sup>^</sup>  
\*on leave at TSMC   <sup>1</sup>now with Intel   <sup>2</sup>now with Motorola   <sup>^</sup>LBNL
- **Funding:**
  - SRC/Sematech Front End Processes Research Center
  - SRC Advanced Devices and Technology Program
  - MARCO Focus Center for Advanced Materials, Structures and Devices
  - DARPA MEMS & IMT Programs

T.-J. King, UC Berkeley

April 17, 2002