


# Low-Power Resistive Memory with 1D and 2D Electrodes

**Feng Xiong**


Co-advisor: Prof. Yi Cui

Co-advisor: Prof. Eric Pop

*Electrical Engineering,  
Stanford University*



# Timeline of Data Storage



# Memory in Our Lives




64 GB

**Memory Industry**  
**~ 500 GGB**  
**~ \$80 Billions**



512 GB



128 GB




32 GB



32 GB



# Memory Hierarchy




G.W. Burr et al, *J. of Vac. Sci & Tech.* **28**, 223 (2010)

# Why Power Dissipation in Memory?

Intel CPU power in 45nm CMOS, memory is a big piece of the pie!




J. Howard, ISSCC, p. 108 (2010)




# Phase Change Memory Scaling

H.-S. P. Wong *et al*, *Proc. IEEE* 98, 2201 (2010)



### PCM "Mushroom" Cell





S. Raoux, *et al*, *IBM J.R.Dev.* 52, 468 (2008)

- Phase change memory is highly scalable with electrode size
- Use carbon nanotube (CNT) electrodes!

# Outline


- Integrating CNT with PCMs

- Phase change materials + CNT
- Nanotube-PCM Device
- Self-Aligned PCM Nanowire-Nanotube Device




- CNT Crossbar RRAM

- Resistive Random Access Memory
- CNT Crossbar



- Graphene Ribbons with PCM



- 2D graphene ribbons
- Scalable, flexible and inexpensive




- Summary

# Phase Change Materials

Amorphous



Crystalline




'0' and '1'

$R_{amorphous}$

Optically

$\ll$

$R_{crystalline}$




Optical Drive

$\rho_{amorphous}$

Electrically


$\gg$

$\rho_{crystalline}$




PCRAM

# Phase Change Memory Working Principle





- "set": crystallization  $\rightarrow$  data rate limiting ( $\sim 10$  ns)
- "reset": melt-quench  $\rightarrow$  current and power limiting ( $> 0.1$  mA)

# Carbon Nanotube Overview



- Carbon nanotubes → 1D cylinder of carbon atoms
- Excellent electrical properties
  - High mobility  $\sim 10^4 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$
  - Current density  $\sim 10^9 \text{ Acm}^{-2}$  ( $\sim 1000\times$  of Cu)
  - No electromigration
- 1D heater – diameter 1~5 nm




On-chip growth by Chemical Vapor Deposition (CVD)


A. Liao et al., *Phys. Rev. Lett.* (2008)

# Nanotube – PCM Device

F. Xiong, A. Liao, D. Estrada, E. Pop, *Science* **332**, 568 (2011, April 29 cover article)




Patent TF11023 Filed



- Make CNT nanogaps by AFM or electrical “cutting”
- CNT nanogap filled with PCMs (here GST)
- $I_{\text{set}} \sim 1 \mu\text{A}$ ,  $I_{\text{reset}} \sim 5 \mu\text{A}$  ( $\sim 100\times < \text{conventional PCM}$ )

# Modeling of Nanotube – PCM Device


F. Xiong, A. Liao, D. Estrada, E. Pop, *Science* **332**, 568 (2011, April 29 cover article)




- Before switching, low current density  $\rightarrow$  low  $\Delta T$
- After switching, high current density  $\rightarrow$  high  $\Delta T \rightarrow$  crystallization
- Small volume of PCM bit  $\sim 70 \times 2.5 \times 2.5 \text{ nm}^3 \rightarrow 1 \text{ } \mu\text{A}$  switching current

# Scaling of Nanotube – PCM Devices

F. Xiong, A. Liao, D. Estrada, E. Pop, *Science* **332**, 568 (2011, April 29 cover article)




- Examined >100 devices
- Devices highly scalable with bit size
- Thresholds  $V_T \sim 3-10$  V, currents  $I_{\text{set}} \sim 1$   $\mu$ A,  $I_{\text{reset}} \sim 5$   $\mu$ A ( **$\sim 100\times$  < conventional PCM**)



# Where Do We Go From Here?


F. Xiong, M.-H. Bae, Y. Dai, A. Liao, A. Behnam, E. Carrion, S. Hong, D. Ielmini, E. Pop, *Nano Lett.* **13**, 464 (2013)




- How can we improve the PCM memory with nanotube electrodes?
- Create nanotube + nanowire device!

# Where Do We Go From Here?

F. Xiong, M.-H. Bae, Y. Dai, A. Liao, A. Behnam, E. Carrion, S. Hong, D. Ielmini, E. Pop, *Nano Lett.* **13**, 464 (2013)



- How can we improve the PCM memory with nanotube electrodes?
- Create nanotube + nanowire device!





**Patent TF11063 Filed**



- CNT heats PMMA → creates nanotrench → deposit PCM → lift-off PMMA
- **PCM nanowire self-aligned with CNT electrodes**

# Self-Aligned Nanotube-Nanowire Devices

F. Xiong, M.-H. Bae, Y. Dai, A. Liao, A. Behnam, E. Carrion, S. Hong, D. Ielmini, E. Pop, *Nano Lett.* **13**, 464 (2013)




even lower power...  
 $I_{\text{set}} \sim 0.4 \mu\text{A}$   
 $I_{\text{reset}} \sim 1.6 \mu\text{A}$



- Threshold voltage ( $V_T$ ) shows some “burn-in”
- Excellent  $R_{\text{OFF}}/R_{\text{ON}}$  ratio ( $> 1000$ ) approaches *intrinsic* GeSbTe limits
- Great platform to probe other materials, self-aligned DNA, molecules...

# RESET Current Scaling

F. Xiong, M.-H. Bae, Y. Dai, A. Liao, A. Behnam, E. Carrion, S. Hong, D. Ielmini, E. Pop, *Nano Lett.* **13**, 464 (2013)





- $I_{\text{reset}} \sim A^{0.83}$
- CNT electrode  $\rightarrow$  100 $\times$  reduction in  $I_{\text{reset}}$
- Isotropic scaling (equal scaling of all three dimensions)  $\rightarrow$   $I_{\text{reset}} \sim A^1$
- non-isotropic scaling  $\rightarrow$  exponent of 0.83
- $I_{\text{reset}}/A \sim A^{-0.17} \rightarrow$  higher current density as device scales

# Outline


- Integrating CNT with PCMs

- Phase change memory + CNT
- Nanotube-PCM Device
- Self-Aligned PCM Nanowire-Nanotube Device



- CNT Crossbar RRAM

- Resistive Random Access Memory
- CNT Crossbar





- Graphene Ribbons with PCM

- 2D graphene ribbons
- Scalable, flexible and inexpensive



- Summary

# Resistive Random Access Memory






H.-S. P. Wong et al., *Proc. IEEE* (2012)

- Metal oxides ( $\text{AlO}_x$ ,  $\text{HfO}_x$ ,  $\text{TiO}_x$ )
- Movement of oxygen ions in E-field

# CNT Crossbar RRAM


C.-L. Tsai, F. Xiong, E. Pop, M. Shim, *ACS Nano* 7, 5360-5366 (2013)



- CNT crossbar electrodes  $\sim 2 \text{ nm}^2$
- High performance and low power

# CNT Crossbar RRAM

C.-L. Tsai, F. Xiong, E. Pop, M. Shim, *ACS Nano* 7, 5360-5366 (2013)





$$R_{device} = R_{AlO_x} + R_{CNT} + R_{contact}$$

- High-resistance-state (HRS) dominated by OFF state  $AlO_x$  bit
- Low-resistance-state (LRS) scales with CNT resistance to  $\sim 10$  M $\Omega$

# Outline


- Integrating CNT with PCMs

- Phase change memory + CNT
- Nanotube-PCM Device
- Self-Aligned PCM Nanowire-Nanotube Device




- CNT Crossbar RRAM

- Resistive Random Access Memory
- CNT Crossbar



- Graphene Ribbons with PCM


- 2D graphene ribbons
- Scalable, flexible and inexpensive




- Summary

# 2D Graphene Ribbons instead of 1D CNTs?


- Graphene Ribbons (GRs) as building blocks:
  - Interconnects: High current capacity, good scalability and flexibility
  - Transistors: Semiconducting (<10 nm width)
  - Sensors: High chemical sensitivity



X. Li, et al., *Science* (2008).




J. Cai, et al., *Nature* (2010).



L. Jiao, et al., *Nat. Nanotechnol.* (2010).

# Graphene-PCM Schematics







A. Behnam, et al., *Nano Lett.* **12**, 4424 (2012)

A. Behnam, F. Xiong, et al., in review (2014)



$L = 2 \mu\text{m}$ ,  $W = 40 \text{ nm}$ ,  $L_G = 70 \text{ nm}$

# Graphene-PCM Device Characteristics



A. Behnam, F. Xiong, et al., in review (2014)



# Two-Dimensional Materials



## Silicon on Insulator (SOI)




*K. Uchida et. al. (2003)*

Interface roughness

Thickness fluctuation

- **Layered materials** (on SiO<sub>2</sub> at  $T = 300 \text{ K}$ )
  - Graphene
    - $\mu \approx 1000 - 5000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$
  - Transition Metal Dichalcogenides (TMD)
    - MoS<sub>2</sub>, MoTe<sub>2</sub>, WS<sub>2</sub>, WSe<sub>2</sub>
    - $\mu$  (TMD)  $\approx 10 - 250 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$
- **Silicon on Insulator (SOI)**
  - $\mu$  degradation below  $d \approx 4 \text{ nm}$
  - Poor hole mobility



[1] K. Nagashio et. al. (2009)

[2] W. Zhu et. al. (2010)

[4] K. Cheng, et. al. (2009)

[5] K. Uchida et. al. (2003)

[6] M. Schmidt et. al. (2009)

[6] Liu, et. al. (2013)

[7] Fang, et. al. (2013)

[8] Jariwala, et. al. (2013)

[9] Kis, et. al. (2012)

[10] Sangwan, et. al. (2013)

# Contact Resistance to MoS<sub>2</sub>

C. English, et al., *DRC* (2014) and submitted (2014)

Systematic study of contact resistance ( $R_C$ )






-Various contact metals:

Ni, Ti, Au

-Different metal deposition pressures

$P_D = 10^{-6}$  Torr,  $10^{-9}$  Torr


TLM



- Lower deposition pressure ( $P_D = 10^{-9}$  Torr) yields 3X improvement for Au contacts


- $\rho_C \approx 5 \times 10^{-7} \Omega \cdot \text{cm}^2$  at  $T = 300$  K
- $L_T \approx 50$  nm at  $T = 300$  K

# In-situ Li Intercalation in MoS<sub>2</sub>







- In-situ lithiation via electrochemical process
- Explore reversible Li<sub>x</sub>MoS<sub>2</sub> properties
  - optical, electrical, thermal, thermoelectric

## Lithiation / Delithiation



# Summary



- Integration of CNT and PCMs
- Nanotube-PCM Device
  - 100× lower programming current/power
  - Device scaling
  - Supported by FEM
- Self-Aligned Lithography-Free Technique
  - Improve device performance
  - High on/off ratio and better endurance
- CNT Crossbar RRAM
  - High performance and low power
- Graphene-PCM Device
  - Scalable, flexible and CMOS compatible
  - Proof-of-concept

# Acknowledgments

- Pop Group
- Cui Group
- Collaborators
- Funding:
  - DARPA YFA
  - MSD MARCO
  - Office of Naval Research (ONR)
  - Beckman Institute Graduate Fellowship

