

# Electrical Non-contact Characterization of Plasma Processing Induced Damage on Blanket Oxides and Patterned Low-k Dielectrics

Authors : Laurent Kitzinger : Semilab Andrew Findlay, John D'Amico : Semilab-SDI Nikos Jaeger, Vladimir Talanov : Semilab-SSM



Several non-contact techniques have been developed for monitoring of plasma processing induced damage in both FEOL and BEOL applications.

Such approaches require no special test structures and allow for low cost, fast turnaround measurements, making them well suited to real time production monitoring. The following techniques will be discussed:

- Rapid non-contact technique for residual plasma charge mapping; non-contact corona based technique for leakage & SILC measurements on plasma CVD deposited dielectrics
- Near-field scanning microwave microscope for nondestructive characterization of processing induced sidewall plasma damage in patterned low-*k dielectrics.*

The presentation will explain the basic theory behind the measurements, and include example data of real production issues which have been observed.





#### **Non-Contact Voltage Measurements**



• Contact Potential Difference,  $V_{CPD}$  and the bias  $V_B$ polarize vibrating capacitor inducing ac current  $J(t) = (V_{CPD} + V_B) dC/dt$ 

• The bias feedback loop automatically searches for J=0; then  $V_{CPD} = -V_{B}$ 



Slide 090716001

SEMILAB

SDI

# φ SEMILAB SDI

# **Plasma Damage Monitor (PDM)**

residual charge mapping after plasma processing

# SDI measurement approach:

- Non-contact / Non-destructive
- Preparation free
- Provide Full Wafer Imaging
- Give results in several minutes : picture charge / balance



Recommended Oxide thickness >1000A



# **Comparison of ashers**

#### CONTROL

#### **R.F. BARREL ASHER**



(max - min) Vpdm: 1.3V

Average Vpdm: -0.941 (max - min) Vpdm: 3.89V



## **Power-Lift process**

(Maps printed in the same scale)

#### Without Powerlift

#### With 75W Powerlift



Average Vpdm:1.43 V(max - min) Vpdm:2.05 V

Average Vpdm: -4.85 V (max - min) Vpdm: 46.5 V

~630A TEOS deposited on top of 1000A thermal oxide

©2009 Semilab ALL RIGHTS RESERVED



#### Plasma CVD example: PDM maps Slots 1-3: chamber 1 / slots 4-6: chamber 2



 $\rightarrow$  from residual charge measurements we can observe somewhat higher charging at the wafer edges, but magnitude of differences are small.

# **Corona Charging Technique**



SDI

Polarity controlled by the polarity of high voltage

 $\rightarrow$  ions: CO<sub>3</sub><sup>-</sup> or (H<sub>2</sub>O)<sub>n</sub>H<sup>+</sup>

- Low kinetic energy ion deposition on dielectric : non contact bias
- Amount of charge controlled by:
  - 1. Magnitude of high voltage
  - 2. Distance of corona source to the surface
  - 3. Time of corona charge deposition
  - 4. Coulombic interaction with the charge on the wafer alters deposition

SEMILAB



# SASS I-V Technique

How to Measure Current Across a Dielectric Without Touching the Wafer? The Self Adjust Steady State I-V Technique

Water Analogy for Leakage Dielectric Leakage Measurement Corona Pulse  $J_{\rm C} = J_{\rm LEAK} = C_{\rm D} \frac{dV}{dt}$  $J_{c}$ (DOSE  $\Delta Q_c$ ) Q = CVJ = dQ/dtOFF ON = Cox dV/dtVoltage h(t) Voltage transient measured by cpd V(t) $J \sim S \cdot (\Delta h / \Delta t)$ 1E-05  $t_1$  $t_2$ Current Density, [A/cm2] 1E-06 Control Process A 1E-07 Process B I-V leakage curves Process C 1E-08 For 4ea 1000Å 1E-09 deposited oxides 20 0 40 60 80 Slide 090716001 ©2009 Semilab ALL RIGHTS RESERVED Voltage, [V]

#### Plasma CVD example: I-V / leakage Slots 1-3: chamber 1 / slots 4-6: chamber 2

We observe 2-3 times larger leakage for slots 4-6 (chamber 2) as compared to slots 1-3,

as well as different within wafer characteristics.



Chamber 1 & 2 were the same type / same manufacturer. The film was PMD (pre-metal dielectric), and device data from chamber 2 was showing higher leakage characteristics than from chamber 1.

 $(\varphi)$  SEMILAB

SDI

# **P**SEMILAB SDI

### SILC – stress induced leakage current Resist stripping problem

➢Production Fab experienced Q<sub>bd</sub> problem

Splits run & tested on FAaST tool. Corona I-V / leakage was measured before and after corona stressing of the oxide.

Slot 17 shows 3-5X higher leakage, highlighting issue with the new resist strip process

➢Issue fully verified and resolved in ~7-10 days





# Near-field scanning microwave microscope NeoMetriK<sup>™</sup> for monitoring of plasma damage during interconnect processing



# Processing induced low-k damage



 Patterning creates chemical and physical low-k damage leading to increase in k-value due to:

 $(\varphi)$  SEMILAB

SSM

- Doping depletion  $\rightarrow$  skeleton  $k\uparrow$
- Moisture uptake into pores → pore k↑ since k<sub>H20</sub>~80
- ◆ Plasma damage may increase kvalue drastically, e.g. from 2 to 6
  → interline capacitance increase

#### ITRS: Monitoring for <u>etching plasma damage</u> will be needed in production after 32nm node. But now need to study at R&D.

NCCAVS PAG August 2009

# What NeoMetriK does?



 NeoMetriK measures dielectric constant k of interconnect, which influences interconnect response to electrical signal





# **Probe-sample interaction**



 $C_t = 1/(2C_f^{-1} + 2C_{ag}^{-1})$ Probe resonant frequency shift  $\Delta F = F_0 - F$ :

 $\varphi$ ) SEMILAB

$$\frac{\Delta F}{F} = -2FZ_0 \Delta C_t[k, t_f, h]$$

Probe tip capacitance:

 $F_0$  probe frequency w/o sample ~4 GHz  $Z_0$ =100 $\Omega$  transmission line characteristic impedance

Capacitance sensitivity  $\delta C_t \sim 10^{-18} \text{ F} = 1 \text{ aF}$ 



SSM

*D* ~ 10 μm *h* < 0.1 μm backing: low-ρ Si, Cu, <u>Cu grid</u>

# **Probe design**



Probe is a tapered parallel strip transmission line resonator @ 4 GHz
Electrically open tip end creates well confined sampling *E*-field similar to parallel plate capacitor fringe field



#### SEM image of probe tip



# **Effective medium approach**



- Effective medium approach: probe size D >> pattern pitch
- Existing structures can be used: comb, MF, OCD, CD-SEM, etc.
- No Cu metallization
- No limitation on pitch! (e.g., 1 nm is Ok) NCCAVS PAG August 2009
  Semilab ALL RIGHTS RESERVED



# Lumped element model



- Sensitivity to the damaged layer thickness  $t_d$  is ~ 1 nm
- Analytic model accuracy was verified by finite element modeling

NCCAVS PAG August 2009







- 50% pattern density for all structures
- Solid lines are the fits to the parallel plate capacitor model using damaged layer thickness t<sub>d</sub> as a free parameter.



NCCAVS PAG August 2009

©2009 Semilab ALL RIGHTS RESERVED



Dielectric constant of remaining after etch low-*k* dielectric extracted from experimental data for non-porous (LK) and porous (PLK) low-*k* materials. Solid lines are the fits to an analytical model for sidewall damage contribution. LK exhibits minimal processing induced damage, while PLK damage depends on processing. Dry preclean induces more damage than  $N_2O_2$  ash.



# Conclusion

Semilab offers a wide range of non contact electrical characterization

techniques to monitor plasma damage:

- Residual charge measurements
- Leakage current measurements
- K measurement
- Direct, quantitative electrical measurement
- Non-contact, non-contaminating, non-invasive  $\rightarrow$  Fab compatible
- Real time measurement and data analysis  $\rightarrow$  in-line monitoring

NeoMetriK :

- On blanket and patterned wafers, no special structures needed
- 10  $\mu$ m spatial resolution  $\rightarrow$  fits into most test structures
- The only technique for side-wall damage measurement before Cu → all patterning stages can be characterized; plasma damage monitoring in production at/after 32 nm node
- Accuracy, precision are similar to established area capacitor methods
- unlike AFM, probe is not a consumable
- No wafer contact  $\rightarrow$  measurement at any metal level