Dual Frequency Dry Etching for Advanced Memory Applications

Robert Ditizio Manager of Etch Process Tegal Corporation Petaluma, CA January 12, 2006



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Abstract

Abstract – A wide variety of new materials have been, and continue to be investigated to enhance the performance of current IC device structures and to introduce new features. In advanced memory applications, for example, such as MRAM, FeRAM, PRAM, and RRAM, numerous metal and dielectric layers are under investigation that require advanced patterning techniques to overcome the issue of reduced etch volatility in comparison to more conventional materials. In this presentation, dry etching results that have been obtained from a number of dual frequency reactor configurations for a variety of films used in advanced memory structures are presented. In these dual frequency reactors, plasma generation is accomplished using 13.56MHz and wafer bias is accomplished with 450kHz. The benefits of the use of the high 13.56MHz frequencies for efficient plasma generation and the use of low 450kHz bias frequency at the extreme ranges of producing high bias voltages for efficient removal of low volatility etch byproducts and low bias voltages for producing high selectivity to underlying layers are also discussed.

Outline

Motivation

Dual Frequency configurations using 13.56MHz/450kHz

Frequency effects

MRAM top electrode/stop-on-alumina process results (low bias regime)

FeRAM stack etch process results (high bias regime) Conclusions



Motivation

Advanced Non-volatile Memory applications, Integrated Passive Devices, Compound Semiconductor Devices, and many MEMs devices use materials that are difficult to etch relative to conventional Si IC based films

Etch tool requirements for these new materials can vary across a wide spectrum of bias power and process temperature

Dual frequency plasma sources using high (13.56MHz) and low (450kHz) frequencies are suited to the requirements for advanced materials over a wide range of process requirements



Some "New" Materials used in Advanced Memory Devices

<u>MRAM</u>

Metals – NiFe, CoFe, CoFeB, PtMn, IrMn, Ru dielectric materials -- AlOx, MgO

FeRAM

Metals -- Pt, Ir, IrOx, Ru Ferroelectrics -- PZT, BST, SBT

RRAM/ReRAM/CBRAM/PRAM

Metals -- Au, Ag, Cu, Se, Pt, Ir, IrOx, Ru, Ni Dielectric materials -- manganites, ..., NiO



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Tegal Dual Frequency Plasma Technology





Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Frequency effects parallel plate reactor



tegal

Flamm et.al.

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved. EXTERNAL USE

7

Relative Ion density/Ion Energy Levels for Various Dual Frequency Configurations



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Relative Ion density/Ion Energy Levels for Various Dual Frequency Configurations



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

tega

ETCH PVD NLD

MRAM Top Electrode/Stop-on-Alumina Process

Low Bias Spectra™ ICP processing regime utilizing dual frequencies – 13.56MHz/450kHz



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Off-Axis MRAM Cell Architecture



Copyright 2004 Tegal Corporation. All rights reserved.

ETCH PVD NLD

Typical MRAM Stack Structure





Confidential Information Copyright 2004 Tegal Corporation. All rights reserved. EXTERNAL USE

Two Step Process

Two-mask Etch Schemes for Patterning MRAM stacks



Stop on Alumina

Stop within BM



Stop on BC



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Benefits of SOA approach



- Isolation between TM and BM
- CD Control dictated by patterning of TC/TM etch rather than full stack etch



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Top Electrode/Stop-on-Alumina Etch Requirements

- Control of Ion energy at Iow levels (ER<50A/min)
- Uniform Etch Capability
- Temperature <300°C during processing
- Good endpoint sensitivity and accuracy

 to identify etch-stop layers
- No corrosion or residues
- Magnetic bit performance
- Throughput, MWBC (high)



Control of ion energy

Spectra Process Module







Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Control of Ion Energy Magnetic Stack Etch Rate vs. Bias Power



Switching magnet layer thickness is typically <50A thick



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

NiFe/Alumina Selectivity >90:1

proprietary etch chemistry

Selectivity test wafer -- 50A NiFe/15A AI2O3/50A NiFe



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

ETCH PVD NLD

Control of Uniformity (at the wafer)



Plasma Non-uniformity of ~5% max-min across 8" wafer diameter



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

200mm Polysilicon Wafer Etch Map





Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Control of Uniformity Contribution of 450kHz bias power to plasma density



Selection of frequencies can minimize contribution of lower electrode power on plasma density to provide independent control of ion density and ion energy

tegal

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Summary of benefits of dual frequency configuration

High frequency (13.56MHz) efficient for plasma generation

- Low frequency (450kHz) efficient for biasing wafer – very low applied power levels for free magnet layer etch
- Dual frequency (13.56MHz + 450kHz) allows for independent control of ion density and ion energy -- low frequency of 450kHz on the wafer minimizes secondary plasma generation over the wafer

Plasma uniformity is dictated by chamber design, not by secondary plasma generation over the wafer



Typical SOA Etch Performance Photoresist Mask TE process



750A Composite Top electrode thickness

Corrosion-free, residue-free surfaces vertical profiles



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Typical SOA Etch Performance Photoresist Mask TE process



1650A Composite Top electrode thickness

Corrosion-free, residue-free surfaces vertical profiles



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Typical SOA Etch Performance Photoresist Mask TE process



1135Å Composite Top Electrode Stack Thickness of 0.5µm x 0.7µm

Corrosion-free, residue-free surfaces vertical profiles



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

TEM of MRAM Stack after Stopon-Al₂O₃ Process



0.6µm feature

Etch stopped on 15Å alumina layer



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

TEM of MRAM Stack after Stopon-Al₂O₃ Process



0.6µm feature

Etch stopped on 15Å alumina layer



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

High Mag TEM of MRAM Stack after Stop-on-Al₂O₃ Process



SOA process leaves alumina layer intact



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

SOA Verification

- Proprietary technique developed and used to determine if alumina was breached during processing
- TEM used to confirm continuity of alumina
- Kerr Optical Magnetometry measurements confirming that the alumina layer and fixed magnet layer below the alumina are intact
- Electrical resistance measurements have confirmed no electrical shorting across junction
- Magnetic Ratio measurements confirmed working devices





FeRAM Stack Etch Process

HRe⁻ CCP High Bias processing regime utilizing dual frequencies – 13.56MHz/450kHz



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

FeRAM Cell Architecture



Typical FeRAM Stack Structure





Note: similar materials used in Integrated Capacitor Devices and MEMs

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

FeRAM Etch Requirements

- High Ion energy
- Process Stability over time
- Uniform Etch Capability
- Temperature <500°C during processing
- High Throughput and MWBC
- Memory cell bit performance

Dual Frequency HRe⁻ Process Module for FeRAM applications

Dual Frequency through wafer
High ion energy –increased volatility of hard to etch materials
Plasma stability –No sputtering of deposited material from internal surfaces





Power delivered only through the wafer

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Independent control of Ion Density and Bias Voltage using Dual Frequencies through the wafer



13.56MHz + 450kHz

HF/LF Power	DC Bias
(Watts)	(Volts)
500/0	640
300/200	1400
700/0	760
500/200	1400

tegal

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Control of Process Stability no attenuation of plasma over time in CCP HRe



tega

ETCH PVD NLD





Process temperature <100C ER>1000 Å /min Profile <80°



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

FeRAM Planar Stack Etch Results





Capacitor stack etch (two masking steps)

Key etch results are profile, residue, selectivities, rate

Process temperature <100C ER>1000A/min

ETCH PVD NLD

High Temperature Ir and PZT Etching in CCP HRe⁻



Incorporation of high temperature capability provides improved process performance



Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

High Temperature Etch Performance for Ir/PZT/Ir Stack in Dual Frequency HRe CCP Process Module





Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.

Conclusions

Dual frequency plasma tools utilizing 13.56MHz for efficient plasma generation and 450kHz for efficient biasing can be used to produce a wide range of process conditions suitable for advanced memory cell fabrication

A unique stop-on-alumina process has been demonstrated for MRAM device fabrication using the Spectra[™] dual frequency ICP process module

The stop-on-alumina process was achieved specifically using the features of control of ion energy to very low levels and control of plasma uniformity



Conclusions

Dry etching of FeRAM device structures has been demonstrated using the features of control of ion energy to very high levels and delivery of all power through the wafer

High etch rates (1000-3000 Å/min) can be obtained in the HRe⁻ CCP at Temperatures <100C with no loss in plasma stability

High temperature processing (500°C) in combination with dual frequencies applied to the wafer has been shown to produce high etch rates and vertical profiles in advances FeRAM stack structures





Steven Marks for providing the FeRAM results

END

Confidential Information Copyright 2004 Tegal Corporation. All rights reserved.