

# Consumables Erosion and Temperature Effects on Dielectric Etch Rates

Russell Ethridge, Tim Nguyen, Steve Lum,  
Tito Chowdhury, David Muise

September 08, 2005



# Topics


- Lam Exelan (200mm)
  - Erosion of Upper Si Electrode
- Amat Centura 5200 MXP+ (200mm)
  - Temperature effects on Spin on Glass Etch Rates
- Lam 9500 (150mm)
  - Erosion of conductive SiC RF “Sense” pins

Lam Exelan

Erosion of the Upper Si Electrode




# Lam Exelan - Chamber Configuration




- 2 & 27 Mhz Power is applied to the Lower Electrode.
- Upper Electrode is grounded.
- Pressure Control is modulated by Total Gas Flow and Movable Quartz Confinement Ring.
- Si Electrode is part of the Gas Distribution system and the grounded Electrode

# Lam Exelan Si Electrode RF Hours vs Etch Rate / %STDev




# New/Used Upper Si Electrode

New Electrode



Used Electrode



# Summary

- **Observations:**

- Unpatterned Oxide Etch Rate decreases with RF Hours on Upper Si Electrode
- Non-uniformity increases with RF Hours on Upper Si Electrode
- Si Electrode “Hole” profile becomes “fluted”
- From subsequent Electrode changes, the Electrode appears to influence Uniformity more than Etch Rate.
- Etch Rate seems to be more influenced by other chamber hardware
- Using this data Wet Clean schedule has been optimized for desired Etch Rate / Uniformity range

- **Theories:**

- Gas distribution changes due to the increase in Si Electrode “Hole” size
- Gap between Si Electrode and wafer increases, decreasing Etch Rate




Amat MXP+ (200mm)

Effect of Temperature on Spin on  
Glass Film Etch Rate






# Amat MXP+ - Chamber Configuration





- MERIE Chamber
- Power is applied to the Lower Electrode (13.56 Mhz)
- Anodized Al Chamber Liner acts as the Grounded Electrode

# Temperature / Etch Delta Profile



Increase in Temperature correlates with higher Etch Delta

# Across Run Etch Delta Profile



**MXP+** - Within wafer uniformity **decreases** across a 25 wafer run.



**Super E** - Within wafer uniformity **increases** across a 25 wafer run



# MXP+ Etch Delta Contour Plots

## MXP+ - Slot 1


## MXP+ - Slot 8



Slot #8 shows less within wafer Etch Delta variation.  
Center Etch Delta remains the same. Edge Etch delta decreases  
Non-uniformity occurs at edge of wafer.

# MXP+ Warm-up Procedure


## Warmup Analysis on SOG EB Delta "Stacked" Monitors



# Product Delta Contour Plots – Etchback Delta 5300A

## Slit Valve Liner Door


## Si Insert




Standard  
Hardware

# Yield Map Contour Plot Comparison – EB Target 5300A


Slit Liner Door






Si Insert



Standard Hardware



# Lift Pin Yield Pattern





# Summary

- Observations:

- At Time = 0; Super E ESC is colder at the Edge, MXP+ is hotter at the edge
- Increase in temperature correlates with a higher etch delta on Amat Super E (Center Fast) and MXP+ systems (Edge Fast)
- MXP+ system within wafer non-uniformity occurs primarily at the edge of the wafer (Higher Etch Delta)
- MXP+ system within wafer non-uniformity improves across a 25 wafer run. (Edge Etch Delta decreases, Center Etch Delta remains the same)

- Theories

- Fluorine quenching – As the Outer Quartz Shadow ring heats up Fluorine reacts; therefore reducing the availability of free  $F^*$  at the wafer edge decreasing the Edge Etch Delta
- The Outer Quartz Shadow ring heats up, relative Temperature delta between ESC edge and Shadow ring is reduced: less polymer deposition occurs on the Quartz Ring / more polymer deposition occurs on the Edge of the wafer decreasing the Edge Etch Delta.

- What Next?


- Additional across run tests using OnWafer/Sensarray Insitu Temperature monitors.
- Repeat tests with Si Insert Ring kit.



Lam 9500 (150mm)

Erosion of Conductive  
SiC RF “Sense” pins


# Lam 9500 – Triode Chamber Configuration



- Power is applied to the Lower Electrode.
- Grid and Upper Electrode is grounded.
- The Anodized Al Grid helps densify the Plasma (Hollow Anode Effect)
- Bipolar ESC (Universal Super Chuck)
- RF “Sense” Pins determines the amount of voltage needed to keep the wafer clamped

# High Power Recipe - Etch Rate vs. RF Hours

1225 Contact ME-Etch Rate  
Control - Individuals  
Machine: LAM\_10 CH2




# Etch Rate vs. RF Hours – Low Power

Contact Soft Etch-Etch Rate

Control - Individuals

Machine: LAM\_10 CH2



# Summary

- Observations:
  - High RF Power Unpatterned Oxide Etch Rate decreases with RF Hours on RF Sense Pins
  - Low RF Power (Chemical Etch) is less sensitive to RF Hours on RF Sense Pins
  - After Wet Clean Etch Rate remains low if RF Sense Pins are not replaced
- Theory:
  - As the RF Sense Pins wear, it changes the ability of system to keep a constant clamping voltage.