



Low Temperature Plasma Technologies for Advanced Packaging Applications

NCCAVS - Northern California Chapter AVS
Joint User Group Meeting (CMP, PAG, & TFUG)

David Lishan

June 12, 2018

Outline

Plasma-Therm Introduction

Deep Silicon Etching / TSV

Low Temperature Strip / Clean

TSV Isolation and Seed Layer


Surface Activation

Plasma Dicing

Plasma-Therm



Semiconductor equipment manufacturer

Headquarters in FL, USA



Etch and Deposition Solutions

Lab-to-Fab



Adv.
Photomask
&
Imprint

Wireless

Solid
State
Lighting

Photonics

MEMS
NEMS

Power

Data
Storage








Failure
Analysis

R&D

Etch & Clean Solutions: ICP, RIE, PE, PHF-RIE, DRIE, HDRF, IBE, RIBE, HF release


Deposition Solutions: PECVD, ICP-CVD, IBD, FAST-CVD

Plasma Dicing Solutions




DEEP SILICON ETCHING / TSV

DRIE – Deep Reactive Ion Etching



- Low temperature
- Highly chemical etch mechanism
- High material selectivities (<250:1 to PR, 700:1 to SiO_2)
- High etch rates (25 μ m/min)
- Anisotropic




DRIE – High F Radical Concentrations



Fast Process Steps and Process Control

Low scalloping

Fast Gas Switching (FGS)




Decreasing step times



- Fast valve response time
- No MFC overshoot pressure


Profile Control

With Morphing




Vertical profiles

Without Morphing



Tapered profiles


Parameter	start	end	path
electrode Bias	375	550	0.2
Dep time (sec)	1.5	3	2




DRIE

Wide range of etch capabilities


Aspect ratio 60:1




High Load




Smooth sidewalls
roughness < 10 nm



Notch reduction
on SOI




High Etch Rate
> 25 µm/min



High selectivity
Si:PR > 200:1
Si:SiO₂ > 700:1


Low Tilt Angle
< 0.2°



Optimized
reactor




DRIE

Wide range of applications






DRIE – TSV Applications

50µm Via diameter 200µm deep





Etch Rate > 7 µm/min
Uniformity < 1.5%
Selectivity Si: PR > 175:1
Straight profile 89.9° ± 0.1

50µm Via diameter 150µm deep





Etch Rate > 14 µm/min
Uniformity < 5%
Straight profile 90.5° ± 0.5

10µm Via diameter 100µm deep



Low Tilt & SOI Applications


Low Tilt Angle



More good dies per wafer



Notch reduction on SOI wafer

2 to 10 μ m wide trench
40 μ m deep






Etch Rate > 7 μ m/min
Uniformity 2%

* Si open area 15%



LOW TEMPERATURE STRIP / CLEAN

High Density Radical Flux



Active species: O^* + Ions


lons = damage, heating

- **High plasma density ICP source**
 - Radicals density $> 1\text{E}17\text{ cm}^{-3}$
 - Mainly O^* radicals at wafer level
- **Low damage on sensitive devices**
 - Low ions at wafer level
 - Low temperature processing $< 80^\circ\text{C}$


DRIE polymer removal

EDX analysis (Energy Dispersive X-ray Spectroscopy)

DRIE Bosch polymer – Via top




After HDRF




XPS analysis (X-ray Photo-electron Spectroscopy)

DRIE Bosch polymer – Via bottom





After HDRF





Efficient dry cleaning technology, to remove fluor-carbon polymers

PR & Polymer removal



SEM and EDAX *Pre* → *Post* measurement



	C (Weight %)	O (Weight %)	F (Weight %)	Si (Weight %)
Spot 1 (PR)	73 → 0	27 → 0	0 → 0	0 → 0
Spot 2 (polymer)	29 → 0	0 → 0	71 → 0	0 → 0
Spot 3 (baseline)	0 → 0	0 → 0	0 → 0	98 → 100



Low-temperature PR (and polymer) strip





**Low temperature HDRF process
For temperature sensitive applications**


**Higher strip rate with
increasing temperature**

Micro Mirrors Cleaning


- Elimination of mirror tilt due to residues
- Damage-free. No electrical charging
- Yield improvement



Wet treatment





With plasma treatment





TSV ISOLATION and SEED LAYER

F.A.S.T.[®] Crossroads of ALD and CVD

(PE)CVD





(PE)ALD Monolayer growth




Fast Atomic Sequential Technology

Multilayer growth




3D Technology Approaches for TSV

ALD
PEALD




Very Thin
&
Conformal

PECVD




Very thick
&
Non-conformal

FAST



Thick
&
Conformal


Provides increased conformality vs. PECVD, PVD




Wide material range and applications




Hardmask



Planar layers





Metal alloys




Conductive films

Plug contact




Insulators





Optical materials




Barrier layers



Protective coatings








3-D Integration

	TSV Via Etch	TSV CVD Liner	TSV PVD Barrier/Seed	TSV ECD Fill	TSV CMP	RDL and Bump PVD, ECD, CVD
Process Step						
Criteria	<ul style="list-style-type: none"> High etch rate, resist selectivity In-situ oxide open Vertical profile Smooth sidewall Depth uniformity Si recess etch 	<ul style="list-style-type: none"> Conformality Sidewall thickness Thermal budget Adhesion Breakdown voltage Leakage current Dielectric constant 	<ul style="list-style-type: none"> Up to 10:1 aspect ratio Continuous Seed Copper Barrier Temperature management Process bonded substrates 	<ul style="list-style-type: none"> Up to 10:1 aspect ratio Void free fill Low overburden Thermal stability High throughput 	<ul style="list-style-type: none"> High removal rate, low CoC Good surface finish Process /Endpoint control to ensure uniformity Tunable topography Low defects 	<p>PVD & ECD</p> <ul style="list-style-type: none"> Process bonded substrates Glass, Silicon carriers Temperature management Wafer bow management <p>CVD</p> <ul style="list-style-type: none"> Step coverage Adhesion Breakdown voltage Leakage current Particle control
Current Capability						


F.A.S.T.
SiO₂

F.A.S.T.
TiN/Cu




F.A.S.T.[®] SiO₂ Liner

Conformality tuning (150°C)



TiN example with FAST (375C)



MOCVD:


- High, non-linear growth rate

ALD:

- Low deposition rate

FAST:

- Linear, fast growth rate, wider process window






Wider process window

Cu film performances

Deposition

- Using Cupraselect[®] precursor and H₂
- Deposition rate 30nm/min
- Deposition temperature below 200°C




95% CONFORMITY
10:1 AR


SURFACE ACTIVATION

Surface Activation and Cleaning for Wafer Bonding

Without plasma treatment



With plasma treatment




150mm wafer
Scanning Acoustic
Microscope

Silicon to Silicon and Silicon to Quartz. $\text{Si-OH} + \text{HO-Si} \rightarrow \text{Si-O-Si} + \text{H}_2\text{O}$

HDRF plasma: reduced ion-impact allowing longer exposure to radicals.
Lower surface activation energy promotes bonding

Underfill – surface activation at low temperature




Benefits:

- Better epoxy wetting and reflow
- Fewer voids, increased yield

Chemical, low UV and ions, low temp

High density radical plasma treatment
O₂/Ar at 50°C



Void-free underfil distribution


Example: contact angle from 60-80° to 10° with O* radical exposure

Wire Bonding Pad Cleaning



Organic cleaning with O₂

+

2nd step de-oxydation with H₂



After wire bonding




Contamination and/or oxidation removal from the bond pads prior to wire bonding to increase reliability and yields

PLASMA DICING

Current Wafer Dicing Technology


- Sequential Processes

Blade Dicing




- Damage: cracks/chips
- Orthogonal layouts required
- Slower for thin wafers ($<100\mu\text{m}$)
- Slower for small die
- Poor accuracy
- Debris and water residues

Laser Dicing



- Damage:
 - thermal, recast, debris, delamination, micro-cracks
- Orthogonal layouts required
- Slower for small die
- Multiple passes for thicker wafers

Plasma Dicing: Parallel Process



- Chemical process – low temperature
- No silicon damage
- Thinner wafers = shorter process
- High selectivity = low setup cost
 - No additional mask required
- No tape damage
- Accurate and precise control of die size
- Dice any shapes/layouts

Plasma Dicing Benefits


Lower Cost Per Die

- Thinner wafers = faster dicing speed
50µm thick wafer < 3 min for dicing




More Die per Wafer

- Ultra narrow streets (~ < 5µm)
- Less wafer starts, more capacity




No Layout Design Constraints

- Freedom to dice any shape, multi-product wafers
- Rethink/relocate test/alignment areas





Higher Die Strength

- No chipping or micro-cracking
- No mechanical or thermal stress





Highest Accuracy

- Die size variation determined by the mask




Plasma Dicing on Tape

Low temperature, highly selective DRIE Bosch



Using the device's passivation, the plasma etches the silicon in the streets

A Variety of Passivation Materials Can Serve as Masks




- SiO₂ Mask
 - Depth: 300μm
 - Width: 15μm
 - Selectivity: >800
 - No notching
- PR Mask
 - Depth: 150μm
 - Width: 15μm
 - Selectivity: >430
 - No notching
- PI and exposed Cu
 - Depth: 250μm
 - Width: 100μm
 - Selectivity: >250
 - No notching



Better dicing → Better die quality

Superior Die Strength

- No chipping, no lateral damage
- Enables thinner devices and wafers



More Die Per Wafer




** Similar results for 200mm & 300mm wafers

** 3mm exclusion region used in calculations




Plasma-Therm

New Dicing Capabilities with Sidewall Profile Control




Additional Sidewall Surface Area

Application-tailored scallop size, without chipping



Tapered Profiles

Improved epoxy reflow & mold encapsulation



Variable Sidewall Quality

Deliver smoother sidewalls in active area and in non-active area.



Plasma dicing provides smoother sidewalls, and new sidewall profile capabilities which can solve downstream packaging challenges



New Dicing Capabilities






Dice any shape or layout

Examples: Power devices, multi-product wafers, RF devices, LEDs, image sensors, microphones



© 2014, Plasma-Therm LLC, All Rights Reserved

Plasma Dicing Adoption

	Qualified (in production on MDS)				Under Qualification		
	Power	LED	RFID	IR Image sensor	3D MEMS	III-V	CMOS
Wafer size	6 & 8"	4 & 6"	8"	8"	8"	3 & 4"	8" & 12"
Wafer type	Si, GaN/Si	Si, Ge	Si	Si	Si	GaAs	Si
Street size	10μm	<5μm	7μm	Round die	20μm	30μm	10μm
Wafer thickness	>50μm	≤120μm	100μm	400μm	100+300μm	300μm	50 to 750μm
Assembly	Wirebond Flip Chip	Wirebond	Flip Chip	Confidential	Flip Chip	Wirebond	Flip Chip
	 <p>© 2014, ON Semiconductor, All Rights Reserved</p>	 <p>© 2015 Plasma Therm All Rights Reserved</p>	 <p>7μm street</p> <p>FlipChip</p>	Customer confidential	Customer confidential	 <p>© 2015 Plasma Therm All Rights Reserved</p>	 <p>© 2015 Plasma Therm All Rights Reserved</p>

Acknowledgements

Christopher Johnston, Plasma Therm
Thierry Lazerand, Plasma Therm
Dr. Marco Notarianni, Plasma Therm
Dr. Kenneth Mackenzie, Plasma Therm
Yannick Pilloux, Plasma Therm
Julien Vitiello, Plasma Therm
Gordy Grivna, ON Semiconductor
Jason Doub, ON Semiconductor
Dr. Tomotak Tabushi, DISCO
Dr. Frank Wei, DISCO
Hideyuki Sando, DISCO
JS Jung, DISCO

Thank your for your contributions and materials to
prepare this presentation

Thank you



Contact: david.lishan@plasmatherm.com