

Energy-efficient design for emerging NVM technology

“enabled by carbon nano-materials”




Ethan C. Ahn, Ph.D.

Electrical Engineering, Stanford University, CA, U.S.A.


50 years of Moore's law, "how about energy?"

ENERGY EFFICIENCY RELATIVE TO 1985 (1985 = 1.0)



Data sources: AMD, Koomey et al. (2011)

“Technology node transitions (volume production)”



Source: data collection of SEMI World Fab Forecast reports (June 2014)

“What’s the difference?”



\$ 299

vs.



\$ 399

“Adding more NAND”



16 GB

(DRAM + NAND)

VS.




64 GB

(DRAM + ***MORE NAND***)

“New tricks to further increase density”


3D DRAM (TSV)



SK Hynix, 2013 (product)

3D NAND


- Tohiba (BiCS)
- Sandisk (BiCS)
- Samsung (TCAT)
- SK-Hynix
- Micron
- ...



“Fundamental solution”


➔ **Emerging non-volatile memory (NVM)**
; sub-10 nm scalability & low cost (<0.1\$/GB)

“New” Players in NVM




STT-MRAM

Spin torque transfer magnetic
random access memory




PCM

Phase change
memory



RRAM

Resistive switching
random access memory




CBRAM

Conductive bridge
random access memory

Random access, non-volatile, no erase before write

Energy vs Speed Trade-Off @ Device Level

Nothing faster
than STT-MRAM




Speed limited
by physics

Wong and Ahn et al. "Stanford Memory Trends", <https://nano.stanford.edu>


1. Energy-efficient Cell design ←

2. Energy-efficient Architecture design

PCM at a glance: Based on Joule-heating




“How hot is $\text{Ge}_2\text{Sb}_2\text{Te}_5$?”



Toward lower I_{RESET} : Materials Engineering




Example:

Recent studies with **GeTe/Sb₂Te₃ super-lattice** structure



IPCM (Interfacial PCM)

(R.E. Simpson, Nature Nanotech. 6, 2011)




Charge-injection Super-lattice PCM

(N. Takaura, VLSI 2013)


Toward lower I_{RESET} : **Thermal** Engineering

Remembering that PCM operation is based on “**Joule Heating,**”




Toward lower I_{RESET} : **Thermal** Engineering

Remembering that PCM operation is based on “**Joule Heating,**”



Toward lower I_{RESET} : **Thermal** Engineering

Remembering that PCM operation is based on “**Joule Heating,**”




Used for switching

Heat dissipated during RESET
in a typical mushroom PCM cell

Toward lower I_{RESET} : **Thermal Engineering**

Remembering that PCM operation is based on “**Joule Heating,**”

**Q1**

Used for switching


Q2

Stored in the heater

Heat dissipated during RESET
in a typical mushroom PCM cell

Toward lower I_{RESET} : **Thermal Engineering**

Remembering that PCM operation is based on “**Joule Heating,**”

**Q1**

Used for switching

Q2

Stored in the heater


Q3

Diffused into oxide

Heat dissipated during RESET
in a typical mushroom PCM cell

Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “**Joule Heating,**”




- Q1** Used for switching
- Q2** Stored in the heater
- Q3** Diffused into oxide
- Q4** Flows into the metal (at the bottom)

Heat dissipated during RESET
in a typical mushroom PCM cell

Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “**Joule Heating,**”




Heat dissipated during RESET
in a typical mushroom PCM cell

- Q1** Used for switching
- Q2** Stored in the heater
- Q3** Diffused into oxide
- Q4** Flows into the metal (at the bottom)
- Q5** Diffused into surrounding GST (crystalline)

Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “**Joule Heating,**”



Heat dissipated during RESET
in a typical mushroom PCM cell

Q1

Used for switching

Q2

Stored in the heater

Q3

Diffused into oxide

Q4

Flows into the metal
(at the bottom)

Q5


Diffused into surrounding
GST (crystalline)

Q6


Flows into the metal
(at the top)

Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “**Joule Heating**,”





Heat dissipated during RESET
in a typical mushroom PCM cell



“Only a very small fraction (< 1 %) of the generated heat is actually used in the active region”

Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “Joule Heating,”





Heat dissipated during RESET
in a typical mushroom PCM cell

*“Only a very small fraction ($< 1\%$)
of the generated heat is actually
used in the active region”*


Toward lower I_{RESET} : Thermal Engineering

Remembering that PCM operation is based on “Joule Heating,”



Heat dissipated during RESET
in a typical mushroom PCM cell

“Only a very small fraction (< 1 %) of the generated heat is actually used in the active region”



“How about graphene?”

The Janus faces of graphene

See references

- [1] Pop et al. MRS Bull. 2012
- [2] Guzman et al. ITherm. 2014
- [3] Koh et al. Nano Lett. 2010
- [4] Mak et al. APL 2010

“In-plane”



“Out-of-plane”


SLG
↕ 3 Å

“thermally
equivalent”

GST
↕ 200 Å


Ahn et al. Nano Letters 2015

G-PCM: Device structure



Ahn et al. Nano Letters 2015



G-PCM: Device structure



Active device region

Ahn et al. Nano Letters 2015



G-PCM: I_{RESET} of traditional PCM



“PCM”

Ahn et al. Nano Letters 2015

G-PCM: I_{RESET} of GPCM (A) – Control sample





Heater (W plug)

“G-PCM (A)”

Ahn et al. Nano Letters 2015

G-PCM: I_{RESET} of GPCM (B) – Optimal design





Heater (W plug)

“G-PCM (B)”

Ahn et al. Nano Letters 2015



G-PCM: Verifying endurance is of great importance

“Programming endurance”




Ahn et al. Nano Letters 2015

“Resistance distribution”




1. Energy-efficient Cell design

2. Energy-efficient Architecture design






July 2015




July 2015

RRAM: Emerging candidate for sub-10 nm NVM




RRAM: Emerging candidate for sub-10 nm NVM




RRAM: Key attributes (electrical performance)



❑ High endurance ($> 10^{12}$ cycles) with MLC



❑ High speed (< 1 ns)




❑ Low programming voltage, current, and power



- ❑ CMOS compatible
- ❑ Low temperature
- ❑ High degree of freedom (engineering design)
- ❑ ...

C.-L. Tsai, ACS Nano 7, 2013



RRAM array: Cross-point structure



“attractive,” due to

- ☐ Low fabrication cost
- ☐ Small cell size: $4F^2$
- ☐ Potential for 3D stacking
($4F^2/N$, N = number of layers)

RRAM array: Cross-point structure





“attractive,” due to

- ❑ Low fabrication cost
- ❑ Small cell size: $4F^2$
- ❑ Potential for 3D stacking ($4F^2/N$, N = number of layers)

“problematic,” due to

- ❑ **Sneak path problem**
 - Increased power consumption
 - Reduced write/read margin (limiting maximum allowable array size)

RRAM array: Cross-point structure



“attractive,” due to

- ❑ Low fabrication cost
- ❑ Small cell size: $4F^2$
- ❑ Potential for 3D stacking ($4F^2/N$, N = number of layers)

“problematic,” due to


***We need “Selection Device”
to cut-off sneak leakage current***

(limiting maximum allowable
array size)




“What selector will be the best choice for you?”

Carbon nanotube field-effect transistors (CNFETs)




Schematic representation of CNFET

Carbon nanotube field-effect transistors (CNFETs)




Schematic representation of CNFET

Rolling up a sheet of graphene



Ref: J. Wilder et al, Nature **391**, 1998

Carbon nanotube field-effect transistors (CNFETs)



Schematic representation of CNFET

“Why CNTs to replace Si?”

**Ballistic
transport**




Higher on-current
Lower operating voltage

**Ultra-thin
body**



Aggressive scaling
Excellent electrostatic control

Rolling up a sheet of graphene



Ref: J. Wilder et al, Nature **391**, 1998



CNFET: Ideal selection device for memory array

- ❑ **High forward-current (I_{on}) densities (J_{on})**

to program aggressively scaled memory device

$$J_{on} > 10 \text{ MA/cm}^2$$

- ❑ **High On/off ratio (I_{on}/I_{off})**

to have high selectivity of memory bits

$$I_{on}/I_{off} > 10^6$$

+ “small device area”

- ❑ **Low off-current (I_{off})**

to accommodate un- and half-selected cells

$$I_{off} < 10 \text{ pA}$$

- ❑ **Low processing temperature (T)**

to allow 3D stacking


$$T < 300 \text{ }^\circ\text{C}$$

- ❑ **Bipolar operation**

to allow for best-of-breed RRAM

Symmetric I-V at both polarities

1TnR array: Based on CNFET selection device




- *R.S.L. (Resistive Switching Layer)
- Metal-oxide for RRAM
- Phase-change material for PCM

The diagram illustrates the structure of a 1T' s-CNT device. It shows a cross-section of the device with layers: Si Sub., SiO₂, HfO₂, and R.S.L. (Random Surface Layer). s-CNTs (single-walled carbon nanotubes) are grown on the R.S.L. layer. A Local Back Gate (Pt) is located below the R.S.L. layer, and a Gate dielectric (HfO₂) is above it. The device is controlled by a Local Back Gate (V_{BL}) and a selected Word Line (V_{WL}). The selected WL is labeled "selected WL" and is connected to a voltage source V_{dd}. The device is also controlled by a Local Back Gate (V_{WL} = V_{dd} selected). The device is labeled "1T'" and "nR".

47


1TnR: (1) Requires NO additional contacts/wiring





“CNFET selector is tightly integrated, with CNT as B.E.”

Ahn et al. VLSI 2014
Ahn et al. IEEE TED 2015

1TnR: (2) Rectangular array preferred



Electrical results: IVs of fabricated CNFETs




High current-drive ($> 20 \text{ MA/cm}^2$)
Good electrostatic control by gate
Near-symmetric I-V (bipolar)


High on/off ratio ($10^5 \sim 10^7$)
Low leakage current $< 10 \text{ pA}$
 (even at high V_d)

Integration: CNFET + Memory = 1TnR

“Integrating with Al_2O_3 -based RRAM”



“Integrating with PCM (GST)”





Ahn et al. VLSI 2014
Ahn et al. IEEE TED 2015

Electrical results: 1TnR RRAM – Selective switching (DC)



“n = 1 cell is NOT selected”

❑ Forming should not occur, as the turned-off CNFET is NOT able to carry high currents





($V_{\text{WL}} = +2\text{V}$)

Electrical results: 1TnR RRAM – Selective switching (DC)



($V_{\text{WL}} = +2\text{V}$)



Electrical results: 1TnR RRAM – Selective switching (DC)



($V_{\text{WL}} = -5\text{V}$)



“CNFET: ON”

Electrical results: 1TnR RRAM – Selective switching (DC)



($V_{WL} = -5V$)
“CNFET: ON”



Electrical results: 1TnR RRAM – Selective switching (DC)




($V_{\text{WL}} = -5\text{V}$)

“CNFET: ON”

Critical roles of CNTs




“selected cell case”



Electrical results: 1TnR RRAM – Pulsed endurance

Al_2O_3 RRAM \rightarrow Low programming power \rightarrow Size of CF: small



Wong, Proc. IEEE, 2012


Ahn et al. VLSI 2014
Ahn et al. IEEE TED 2015

“Summary”

Cell

**Energy-efficient
NVM design**


Architecture



Graphene-PCM, Low-power PCM

Ahn et al. Nano Letters, *in press*, 2015

(DOI: 10.1021/acs.nanolett.5b02661)



1TnR X-point array, 1D selector

Ahn et al. IEEE TED **62**, 2197, 2015

“Take home”

**High-density (low-cost)
RRAM storage?**

**Ultra-low power
microchip?**

**Graphene/CNT
interconnects?**

