

# Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks (PDNs)





Hai Wei

haiwei@stanford.edu

Stanford University



Acknowledgement: Prof. Mitra, Prof. Wong, Prof. Pease,  
T. Wu, D. Sekar, B. Cronquist, N. Patil

**3D IC**





# 3D Integration

Parallel 3D




Integration

Sequential (Monolithic) 3D




# Geometries

- ILV: Inter-Layer Via




# Geometries


- PDN: Power Delivery Network




# Key Result for Monolithic 3D




# Key Result for Monolithic 3D




# Key Result for Monolithic 3D



# Key Result for Monolithic 3D




# Key Result for Monolithic 3D



OpenSPARC T2 core-on-core



No PDN in model

Thermal-aware PDN





Layer 2 temp. map

# Lateral Conduction Challenge



# Lateral Conduction Challenge



# 3 Grades of PDNs

- All copper



Global PDN (M9, M10)

Intermediate PDN  
(M3 – M8)


Local PDN  
(M1, M2)

Silicon

ILV



# Finite Element Method




Comsol (25 $\mu\text{m}$   $\times$  25 $\mu\text{m}$  block)


Does not complete

# Our Analysis Methodology

Full chip thermal analysis




# Step 1: Abstraction





# Step 1: Abstraction

- $k_z$  = Effective thermal conductivity in z direction


Detailed




Abstract



# $k_z$ Computation




# $k_z$ Computation




# $k_z$ Computation

$$k_z = \frac{q \cdot \Delta z}{\overline{T_{\text{top}}} - \overline{T_{\text{bot}}}}$$

$\overline{X}$  : mean of  $X$



# Step 1: Abstraction



# Step 2: Convolution


- 3D IC: linear system [Kemper THERMINIC 06]



# Step 2: Convolution




Abstract



# Step 2: Convolution




Abstract



Thin Si


Impulse heat flux



# Step 2: Convolution




Abstract




Thin Si

Impulse heat flux




FEM

Thermal response




# Step 2: Convolution



# Step 2: Convolution




Abstract




Thin Si

Impulse heat flux



FEM


Set of responses



# Step 2: Convolution




Abstract




Thin Si

Impulse heat flux



FEM


Set of responses



# Step 2: Convolution




Abstract




Thin Si

Impulse heat flux




FEM

Set of responses



# Step 2: Convolution

Power dissipation in thin Si layer  
(Commercial tools)




Power distribution

Impulse response

Convolution


Temp. distribution

Abstract




Thin Si

Impulse heat flux





FEM

Set of responses



# Step 2: Convolution

Power dissipation in thin Si layer  
(Commercial tools)




Power distribution

Impulse response


Convolution

Temp. distribution

Abstract




Impulse heat flux




Set of responses


FEM




# Model Verification



Published results  
[Etesam-Yazdani ICPEs 06]



Our results




#1 #2 #3 #4

Sample ID

■ Published results ■ Our results

# Thermal Analysis: Example 1

- Average: 50 W/cm<sup>2</sup> per layer




Air cooling: 2 W/K·cm<sup>2</sup>

Power distribution map

Layer 1

Layer 2




9

112

Power density (W/cm<sup>2</sup>)

# Example 1 Results


- Monolithic 3D IC: big temperature benefit



# Example 1 Results

- Parallel 3D IC: area benefit


Max. temp. (°C)



# Example 1 Results


- Parallel 3D IC: area benefit

Max. temp. (°C)



# Thermal Analysis: Example 2


- Average: 125 W/cm<sup>2</sup> per layer



Power distribution map

Layer 1

Layer 2



25

281


Power density (W/cm<sup>2</sup>)

Air cooling: 2 W/K·cm<sup>2</sup>

Temp. drop on heat sink: 125°C

# Thermal Analysis: Example 2


- Average: 125 W/cm<sup>2</sup> per layer



Power distribution map

Layer 1

Layer 2



25

281


Power density (W/cm<sup>2</sup>)

External liquid cooling: 10 W/K·cm<sup>2</sup>

Temp. drop on heat sink: 25°C


# Example 2 Results

- Monolithic 3D IC: significant temperature benefit




# Thermal-Aware PDN

- Thermal-aware ILV density selection




# Thermal-Aware PDN

- Thermal-aware ILV density selection



# OpenSPARC T2 Core

- Industrial design: 45nm
- Power distribution for Black-Scholes application




# Core-on-Core Stacking


- Significant temperature benefit

Layer 2 temperature distribution

No PDN  
in model



Thermal-  
aware PDN



120 °C

80 °C

40 °C


ILV density 10K ILVs/mm<sup>2</sup>

# Cache-on-Core Stacking

- Further temperature reduction


Layer 2 temperature distribution

No PDN  
in model



61°C

Thermal-  
aware PDN



51°C


120 °C

80 °C

40 °C

ILV density 10K ILVs/mm<sup>2</sup>

# Technology vs. Application




Application power density  
(W/cm<sup>2</sup>)




Silicon thickness (μm)


# Technology vs. Application




No PDN in model



# Technology vs. Application



Application power density  
(W/cm<sup>2</sup>)



# Key Result for Monolithic 3D

