


Atomic Level Material and Device Analysis for FinFET and Nanowire Design

Victor Moroz, Søren Smidstrup,
Munkang Choi, and Alexei Svizhenko

July 13, Junction Technologies User Group Meeting



How Many Atoms Are We Talking About?



- Number of atoms per transistor is reducing by ~30% per generation
- At that pace, transistor can be scaled for another couple of decades before approaching variability & leakage limits

Definition of “*Ab initio*” Modeling Approach



WIKIPEDIA
The Free Encyclopedia

Main page

Contents

Featured content

Current events

Article [Talk](#)

Not logged in [Talk](#) [Contributions](#) [Create account](#) [Log in](#)

[Read](#) [Edit](#) [View history](#)

Search Wikipedia

Ab initio

From Wikipedia, the free encyclopedia


For other uses, see [Ab initio \(disambiguation\)](#).

Ab initio (/æbiˈnɪʃ.əʊ/ *AB-i-NISH-ee-oh*)^[1] is a Latin term meaning "from the beginning" and is derived from the Latin *ab* ("from") + *initio*, ablative singular of *initium* ("beginning").

Science and engineering [\[edit \]](#)

- A calculation is said to be *ab initio* (or "from first principles") if it relies on basic and established laws of nature without additional assumptions or special models. For example, an *ab initio* calculation of the properties of liquid water might start with the properties of the constituent hydrogen and oxygen atoms and the laws of electrostatics and quantum mechanics. From these basics, the properties of isolated individual water molecules would be derived, followed by computations of the interactions of larger and larger groups of water molecules, until the bulk properties of water had been determined.

Ab initio Analysis Approaches vs Structure Size



Outline

HKMG:
 V_t , band
structure, ...

Ferroelectrics
and NCFET

Dopant diff.
and activation
in bulk material

Dopant diff.
and activation
in thin layers

Chemical
reactions in
Epi, ALD, ALE

Contact
resistance:
MIS, silicide,
melt

Emerging memory:
ReRAM, PCM, OTS,
...

Surface
roughness

Channel
material

Extended
defects

Interconnects:
barriers, EM

Collapse of
fins and pillars

NEGF: DFT,
TB, K.P, EMA

Carrier
transport thru
dielectrics

Plasma etch
damage in
low-k & Si

Ab-initio analysis

TCAD

Manufacturing & Design

Process
flow

Design rules

BSIM

Parasitic RC

Outline

HKMG:
 V_t , band
structure, ...

Ferroelectrics
and NCFET

Dopant diff.
and activation
in bulk material

Dopant diff.
and activation
in thin layers

Chemical
reactions in
Epi, ALD, ALE

Contact
resistance:
MIS, silicide,
melt

Emerging memory:
ReRAM, PCM, OTS,
...

Surface
roughness

Channel
material

Extended
defects

Interconnects:
barriers, EM

Collapse of
fins and pillars

NEGF: DFT,
TB, K.P, EMA

Carrier
transport thru
dielectrics

Plasma etch
damage in
low-k & Si

Ab-initio analysis

TCAD

Manufacturing & Design

Process
flow



Design rules

BSIM


Parasitic RC

Pattern Collapse Mechanisms


Capillary forces at wet cleaning





Push-pull during STI densification




Thermal mismatch stress




Zipping effect during deposition



Pattern Bending Due to Zipping Effect




Pattern Bending Due to Zipping Effect




Let's zoom into the interesting part and look at it on atomistic scale

Pattern Bending Due to Zipping Effect

Atomistic amorphous oxide




Full scale structure




Molecular Dynamics: Zipping of the 8° Oxide Gap

Timeline: initial




Molecular Dynamics: Zipping of the 8° Oxide Gap

Timeline: initial




intermediate




Molecular Dynamics: Zipping of the 8° Oxide Gap


Timeline: initial



intermediate




final




Molecular Dynamics: Zipping of the 8° Oxide Gap


Timeline: initial



intermedi




Interaction starts with
Van der Waals bonds,
and eventually switches
to covalent bonds




Molecular Dynamics: No Zipping of the 10° Oxide Gap


Timeline: initial



intermediate




final




Molecular Dynamics: No Zipping of the 10° Oxide Gap


Timeline: initial








intermedi








No zipping, just a few bonds at the bottom of the gap



Interaction of the Oxide Layers vs Gap Width



Interaction of the Oxide Layers vs Gap Width



Outline

HKMG:
 V_t , band
structure, ...

Ferroelectrics
and NCFET

Dopant diff.
and activation
in bulk material

Dopant diff.
and activation
in thin layers

Chemical
reactions in
Epi, ALD, ALE

Contact
resistance:
MIS, silicide,
melt

Emerging memory:
ReRAM, PCM, OTS,
...

Surface
roughness

Channel
material

Extended
defects

Interconnects:
barriers, EM

Collapse of
fins and pillars

NEGF: DFT,
TB, K.P, EMA

Carrier
transport thru
dielectrics

Plasma etch
damage in
low-k & Si

Ab-initio analysis

TCAD

Manufacturing & Design


Process
flow

Design rules


BSIM

Parasitic RC

Advanced Electron Transport




Quasi-Ballistic Electron Transport




- Ballistic ratio keeps improving with scaling
- And projected to improve towards 2nm design rules for FinFET or nano-slab
- One important side effect is that fundamental physics plays increasing role, and there's less need for calibration

Quasi-Ballistic Electron Transport




- Ballistic ratio keeps improving with scaling
- And projected to improve towards 2nm design rules for FinFET or nano-slab
- One important side effect is that fundamental physics plays increasing role, and there's less need for calibration

Quasi-Ballistic Electron Transport



- Ballistic ratio keeps improving with scaling
- And projected to improve towards 2nm design rules for FinFET or nano-slab
- One important side effect is that fundamental physics plays increasing role, and there's less need for calibration


Outline




Modeling S/D Contact Resistance (G. Pourtois, IMEC)

- Fundamentals

- Today: $\sim 1e21|e|/\text{cm}^3 \rightarrow 2 \times 10^{-9} \Omega \cdot \text{cm}^2$
- Can we reach $10^{-10} \Omega \cdot \text{cm}^2$?
- Is there a theoretical limit to it?



A few practical difficulties:
TiSi_x crystallites in a-TiSi alloy




Amorphous & polycrystalline interfaces
How do we model this? → Atomistic simulations


How to Get Amorphous Material? (G. Pourtois, IMEC)

“melt & quench” process


Initial: crystal




Crystal TiSi



10% relaxed crystal




Melted TiSi




10% melt shrink

Final: amorphous




Quenching

System Size & Interface Models (G. Pourtois, IMEC)




The Si body should be at least 4 nm thick @ $1 \cdot 10^{20}$ |e|/cm³ To account for a proper depletion length




Methodology:

- DFT & NEGF:  Quantum Wise
- TB functional ($c=1.08$) → band gap Si: 1.18, Ge: 0.66 eV
- Lattice mismatch < 1% - tailored amorphous model
- Uniform doping
- 260 atoms model
- SZP basis



Models (G. Pourtois, IMEC)

Probing different interface topologies



Si
Ti

Model 1

Model 2

Model 3

Model 4

Avatar (movie 2009) resources:


- 34 racks, each 4 chassis, 32 machines each
- 40,000 processors, 104 terabytes of memory
- 4 cores processors → 160,000 cores
- Run time: ~ 3 hours, i.e. 480,000 core-hours

CPU Resources used for this project:

- Total CPU usage so far: 453,120 core-hours
- Similar to Avatar movie

n-Si[100]|a-TiSi (G. Pourtois, IMEC)


Doping: $n=1 \times 10^{20} \text{ e}/\text{cm}^3$



Si

a-TiSi


Doping: $n=3 \times 10^{21} \text{ e}/\text{cm}^3$



Si

a-TiSi

- $10^{-10} \Omega \cdot \text{cm}^2$ is possible with high doping and by matching metal/semi effective carrier masses
- Good agreement with Si data



[1] Yu et al, IEEE TEL Devices,
Vol. 63 (12), 2016

Outline

HKMG:
 V_t , band
structure, ...

Ferroelectrics
and NCFET

Dopant diff.
and activation
in bulk material

Dopant diff.
and activation
in thin layers

Chemical
reactions in
Epi, ALD, ALE

Contact
resistance:
MIS, silicide,
melt

Emerging memory:
ReRAM, PCM, OTS,
...

Surface
roughness

Channel
material

Extended
defects

Interconnects:
barriers, EM

Collapse of
fins and pillars

NEGF: DFT,
TB, K.P, EMA

Carrier
transport thru
dielectrics

Plasma etch
damage in
low-k & Si

Ab-initio analysis

TCAD

Manufacturing & Design


Process
flow

Design rules

BSIM

Parasitic RC

Vt Eng: Material Modification




- V_t is modulated through trace element control in gate.
- Effectiveness increases for layers closer to HK.


I E
D M

S. Hung at IEDM
2017 short
course

Hi-K Metal Gate: V_t Tuning, Traps, Variability




- One transistor contains millions of atoms, too much for atomistic models to handle
- So, we split it into several samples where we can apply atomistic analysis



Intel's 22nm FinFETs, SEM by Chipworks @2013

Atomistic Analysis of the Multi-Layer Gate Stack


- HKMG:
 - Many layers of metals and dielectrics
 - Complicated bandstructure
 - Surface roughness
 - Tunneling
 - Traps





HKMG Modeling approach

- Molecular dynamics: empirical pseudopotentials or DFT
 - Melt-and-quench to obtain amorphous materials
 - Optimization of interface atomic configurations
 - Atomic positions are used as an input for electronic calculations
- Electronic calculations: DFT-NEGF
 - Band structure in the fin
 - Work function, barriers, local DOS across the stack
 - Tunneling through the stack
 - Extract essential properties for transistor scale analysis

Melting and quenching of SiO₂




Case study: W/aTiN/aHfO₂/aSiO₂/Si/aSiO₂/aHfO₂/aTiN/W




Atomistic Analysis of NCFET (Pawel Lenarczyk, ETH, Zurich)


non-polar: $P = 0$



polarized: $P = 0.22 \text{ cm}^{-2}$





Material behavior




spontaneous polarization [cm^{-2}]

calculated	0.25
experimental	0.22

Device behavior





Outline




Si Stacking Fault DFT Analysis (A.Pourghaderi, Samsung)



Type B




Side view



Type C




Side view




Green color is for guiding the eyes only (not dangling bonds)

Si Stacking Fault DFT Analysis (A.Pourghaderi, Samsung)

Type C



Shape of wavefunctions




Localized near
the crossing point
of stacking faults

Bulk-like wave-
function (inside
cond. band)

Green: pristine silicon bandstructure

Red: bandstructure of Si with crossing stacking fault



- TypeB results match the leakage level & floor in HW

DFT calculation details

Quantumwise GGA-PBE exfunctional
SingleZeta basis function (minimal)
(in relaxation calculation) Force criterion: 0.05eV/A
Number of atoms in each structure:
Type B and type C: 2,808 (4 unitcell thick in z direction)
TAT: Relaxation within 3~5 days using 144 cpu cores

Outline

HKMG:
 V_t , band
structure, ...

Ferroelectrics
and NCFET

Dopant diff.
and activation
in bulk material

Dopant diff.
and activation
in thin layers

Chemical
reactions in
Epi, ALD, ALE

Contact
resistance:
MIS, silicide,
melt

Emerging memory:
ReRAM, PCM, OTS,
...

Surface
roughness

Channel
material

Extended
defects

Interconnects:
barriers, EM

Collapse of
fins and pillars

NEGF: DFT,
TB, K.P, EMA

Carrier
transport thru
dielectrics

Plasma etch
damage in
low-k & Si

Ab-initio analysis

TCAD

Manufacturing & Design

Process
flow


Design rules

BSIM

Parasitic RC


Plasma Etch Damage Analysis: Fluorine Hitting Silicon

Timeline: initial




Plasma Etch Damage Analysis: Fluorine Hitting Silicon

Timeline: initial




intermediate




Molecular dynamics analysis
of accumulating damage

Plasma Etch Damage Analysis: Fluorine Hitting Silicon


Timeline: initial




intermediate



final



Outline



Summary

- Increasing number of technology issues require understanding on atomic level to enable material engineering and transistor design
- Thin layers (below ~5nm) exhibit different properties than bulk material and can only be accurately analyzed by atomic methods
- We reviewed application of *ab initio* analysis tools to characterize some of the major technology issues

