

Ion Implant Applications to Enable Advances in Semiconductor Technologies

K.V. ("Vivek") Rao, Ph.D.
Applied Materials, Inc.

NCCAVS Junction Technologies User Group Meeting October 20, 2017



Outline

- Technology Scaling Challenges
- Implant Damage and Profile Engineering
- Stress Memorization Technique
- Fin Damage & Strain Engineering
- Work Function Engineering
- Contact Engineering
- Uniformity Improvement with Implants
- Summary

Key Device Scaling Challenges


NAND Technology Trend and Challenges

Logic/Foundry Device Scaling Challenges




FinFET Processing Challenges

Ion Implantation Perspective




DRAM Device Scaling Challenges



- Junction/Damage Engineering (Ion/Ioff)
- Rc Reduction
- Uniformity (micro, macro)
- Reliability
- Strain Engineering
- Process Margin (litho, etch, CMP..)


Transistor Roadmap



Architecture and materials changes with CMOS scaling



→ incorporate damage engineering and conformal implant solutions

Implant Damage Engineering Knobs



Various factors affect implant damage to Si wafer

Damage Engineering with Thermal Implants



Damage Engineering delivers:

(a) improved activation (b) reduced damage (c) reduced variability


Thermion™ (Hot Implants): Damage Reduction

Hot Implant Reduces Growth of Amorphous Pockets


Evolution of amorphous pockets (I-V clusters)
→ key for formation of Amorphous layer

$$D_{(I,V)} = D_{0(I,V)} \exp(-E_{m(I,V)}/kT)$$

I-V recombination rate goes ↑ when T goes ↑



Hot Implant enhances dynamic annealing



Pure I cluster



RT Implants

Incomplete amorphization/damage

Hot Implants




Hot Implants


No amorphization or damage

Thermion™ Reduces Implant Damage

ThermaWave (TW) Signal vs. Implant Temp (B+ Implant)







TW vs. Implant Temp (As+ Implant)




Damage reduced as implant temp is increased

Source/Drain Engineering: Cryo & Co-Implant Solutions





Cryo Implants → Reduced EOR & Defects, Improved Activation, better silicidation, improved variability, SCE, drive current

Cryo Ge PAI implant reduced NiSi piping defects (EBIC) by 90%



Heavy SD Implants induce dislocations → Leakage Issue


- NMOS solution: C + P (cryo)
- PMOS Solution: BF2 (cryo)



Ge PAI + C co-implant for USJ

- Ge PAI creates a-Si layer for ideal implant junction (no channeling)
- As can be replaced by P → reduced defects, increased solubility
- Boron and Phos diffusion retarded by C
- Shallow junction with improved abruptness, enhanced activation

Strain Engineering for Planar NFET




[1] Lim et al, IEDM 2010

32nm NFET SD stress memorization technique (SMT) with deep amorphization with cryo Ge PAI

- Resulted in 10% Ion gain
- Potential application of SMT to n-FinFET

Si Channel: Hot Implants (As or P) for Extension or WAC

TEM cross sections of Silicon Fins



Room temp. I/I


Room temp. I/I + 1000°C spike

Hot 450°C I/I

Implant condition: As 3keV $2 \times 10^{15} \text{ cm}^{-2}$, 30-45deg tilt, bi-mode

[2] L. Pipes, IIT 2014




Diode junction leakage: Room temp. vs. hot I/I



[3] B. Wood et al, ECS 2013

- S/D ext or WAC implant can amorphize the fin, which results in twin defects after anneal
- Hot implant can eliminate the formation of amorphous Si and twin defects

P-FinFET: SiGe Channel Performance Benefit over Si




[4] Guo et al, VLSI 2016

- Strained SiGe results in compressive strain, which results in hole mobility enhancement
- 17% PFET I_{eff} benefit can be observed for SiGe over Si channel for long-channel devices


SiGe Channel: More Sensitive to Amorphization and Defects

Critical dose for amorphization



[5] T. Simpson, MRS Symp., 1994

Example: recrystallization of amorphous Ge Fins




[6] Duffy et al. (2011)


- Critical dose for amorphization of SiGe_{0.3} is only ~10¹⁴ cm⁻²; for silicon it is ~10¹⁵ cm⁻²
- This makes SiGe fins even more vulnerable for amorphization and defects than Si fins

SiGe Channel: Hot Implant to Avoid Relaxation & Defects





XRD of SiGe_{0.3} with As⁺ implant at RT



XRD of SiGe_{0.3} with As⁺ Implant at 450C



AMAT Data




- RT implant → SiGe channel strain is lost. Even after 900°C spike anneal, strain does not recover
- Hot 450°C implant → channel strain is retained. SiGe has not relaxed

HKMG Work Function Engineering


Multi-Vt Offerings for SOC by Changing the Al+ implant conditions

Process Flow


- FIN formation
- High-k & metal gate
- Al ion implant
- Gate formation
- Spacer formation
- S/D formation
- BEOL (silicide + M1)



- Small angle tilted Al implant performed after metal gate dep
- Implant places Al near metal gate/high-K interface




EDX Analysis (Post-SD Anneal)





- Al presence at HK/SiO_x interface is responsible for dipole formation
- No Al contamination in Si channel

Dipole Formation with Al Implant & Thermal Drive




- Implant places Al in TiN metal gate
- During SD activation anneal, Al is driven to HK/SiO_x interface for dipole formation

[7] Rao et al, IIT 2012






- +170mV V_{FB} shift achieved with Al implant
- No CV stretch-out; CET_{inv} was reduced by 0.8Å with Al implant
 - **Better EOT scalability compared to Al-based cap**
- 8% PFET $I_{on}-I_{off}$ improvement with Al implant

Impact of Scaling on External Resistance



- Fin pitch scaling reduces contact area → increases R_c
- Tall fin height results in increase of S/D resistance (RSD)
- Need Wrap-Around-Contact (WAC) to break trend of increasing R_c and RSD
 - Requires uniform top / sidewall doping solutions for NFET & PFET

PLAD for n-FinFET Contacts: Future Requirements for Rc




[8] Ni et al., VLSI (2016)



High aspect ratio (HAR) contacts → Wrap-around contacts (WAC) → PLAD conformal doping

Plasma Doping (PLAD) for nFET Contact Implant

Contact Open Implant



- HD:SiP epi (High Dose) $2.5 \times 10^{21}/\text{cm}^3$ P
- PMD Dep
- RMG Anneal
- Contact pattern, open, and strip
- PLAD PH3 implant \rightarrow wet clean (SPM&SC1)
- Siconi pre-clean/Ti/TiN Dep
- DSA 800°C contact anneal



[8] Ni et al.,
VLSI (2016)


- PLAD PH3 doping into contact resulted in NMOS contact resistivity, $\rho_c < 1 \times 10^{-9} \Omega \cdot \text{cm}^2$
- High Dose: May cause P agglomeration
- High E: May amorphize Si beyond SPE regrowth and TiSi_x consumption

SuperScan for Yield Improvement

Ability to Vary Dose Across Wafer

Custom dose patterns to Improve device performance & die yield


- Compensates for CMP/etch/thin film/thermal variations
- Designed for R&D and production apps
- Independent NMOS & PMOS V_t and I_d uniformity tuning
- Available on VISta HC, MC and HE implanters




Custom dose pattern with SuperScan

STI CMP - HDP Oxide

Macro Rate Polish Rate Modulation with Superscan



CMP uniformity improvement with SuperScan



28nm PMOS V_t radial uniformity improvement with halo implant with SuperScan

Summary

- Changes in architecture and materials being incorporated with technology scaling
- Ion implant solutions enable technology scaling
- Implant damage engineering is key to improve device performance, reduce variability and improve yield
- Optimization of ion implant conditions for various applications; examples:
 - ▶ Cryo/co-implants for profile and junction engineering
 - ▶ Stress Memorization Technique for planar CMOS
 - ▶ Hot implants for fin defect reduction and reduced leakage
 - ▶ HKMG work function engineering for V_t tuning
 - ▶ R_c reduction with contact implants (including PLAD for conformal doping for Wrap-Around Contacts)

References

- [1] K.Y. Lim et al., 10.1.1, IEDM 2010.
- [2] L. Pipes, IIT 2014.
- [3] B. Wood, ECS Trans. 2013 58(9): 249-256.
- [4] D. Guo et al., VLSI 2016.
- [5] T. W. Simpson, MRS Symposium, 1994.
- [6] R. Duffy et al., APL (2011).
- [7] K.V. Rao et al, IIT 2012, p38-41.
- [8] C. N. Ni et al., VLSI 2016.



APPLIED
MATERIALS®

make possible