

Contact Resistance Reduction using Advanced Implant and Anneal Techniques for 7nm Node and Beyond

Fareen Adeni Khaja



Global Product Manager, Front End Products
Transistor and Interconnect Group

NCCAVS Junction Technology Group Semicon West Meeting July 14th, 2016


Outline

- Motivation for Contact Resistivity (p_c) Reduction
- Advanced Implant Techniques for p_c Reduction
- Nanosecond Laser Anneal for PMOS and NMOS p_c Reduction
- Summary

Low Contact Resistance Requirement for Transistor Continuous Scaling



Impact of Scaling on External Resistance



- Fin pitch scaling reduces contact area → increases R_c
- Tall fin height results in increase of S/D resistance (RSD)
- External resistance is limiting transistor performance



Require Innovative doping and Annealing solutions for NFET & PFET to reduce R_c and RSD

Outline

- Motivation for Contact Resistivity (ρ_c) Reduction
- Advanced Implant Techniques for ρ_c Reduction
- Nanosecond Laser Anneal for PMOS and NMOS ρ_c Reduction
- Summary

Damage Engineering with Cryogenic Implants

Physical Mechanism




F. Khaja et al., APL 2012

Cryo Implants Reduced EOR & Defects, Improved Activation, Yielded Better Silicidation, Less Variability, High Drive Current

Damage Engineering with Thermal Implants


Physical Mechanism

- interstitials (I) and vacancies (V) form amorphous pockets (AP) when they are within a capture distance
- Amorphous pockets (Is-Vs clusters) evolve to form Amorphous layer
- I-V fast recombination (jump frequency↑ when T↑)




Hot implant reduces Amorphous Pocket Growth

Hot Implant enhances dynamic annealing



M. Togo et al., IMEC, VLSI 2013




M. Togo et al., IMEC, VLSI 2013

Thermal implant reduces Damage → Improve Device performance >15%



Thermal Implant Reduces Crystal Damage, Reduces Device Leakage

Plasma Doping: Shallow & Conformal Implant



Plasma doping enables high doping concentration on surface and is a promising enabler for conformal contact

Implant Effect to Rc on HDSiP



C.N.Ni et al., VLSI 2016


Plasma implant is a promising enabler for conformal contact

Outline

- Motivation for Contact Resistivity (ρ_c) Reduction
- Advanced Implant Techniques for ρ_c Reduction
- Nanosecond Laser Anneal for PMOS and NMOS ρ_c Reduction
- Summary

Ge-rich contact interface for PMOS pc reduction


Band Gap Modulation by Ge in SiGe



Lower R_c (SBH,
DSS)

- High Surface Doping
- Narrow Bandgap(Ge)

$$R_c = C_1 \exp\left(C_2 \frac{q\phi_B}{\sqrt{N_{if}}} \right) \times \text{Area}^{-1}$$





Ge% reduces PMOS contact SBH → PMOS pc reduction

Contact Resistivity vs. Ge%

Ge% ↑ → PMOS R_c ↓

AMAT Ti/SiGe contact test vehicle




C.N.Ni et al., VLSI-TSA 2016

P contact ρ_c reduces with increase in Ge at contact.

$$\rho_c = 3\text{e-9 } \Omega\text{cm}^2 \text{ with Ge:B PSD}$$



Ge-rich Surface Formation by Nanosecond Laser Anneal



C.N.Ni et al., VLSI-TSA 2016

Ge is segregated towards SiGe surface with Implant + NLA

Ge Segregation by Nanosecond Laser Anneal




C.N.Ni et al., VLSI-TSA 2016

Localized Ge segregation by nsec laser anneal → 35% of pc improvement

$\text{Si}_{0.3}\text{Ge}_{0.7}:\text{B}$ Ultralow Contact Resistivity By Nanosecond Laser Anneal

Test Structure




Process Flow

- 300mm lightly doped Si wafer
- n-well formation
- SiGe:B epitaxy
- B I/I & activation
- MR-CTLM patterning: Dielectric deposition, lithography, and etching (SiGe surface at the contact region exposed)
- PCAI with Ge I/I
- Ti/TiN deposition
- PMA with 1min N_2 RTP
- Cu barrier deposition
- Cu plating and CMP


H.Yu et al., VLSI 2016

Results

Sample ID	B L/I dose (cm^{-2})*
ISD	--
ISD-B	$3 \times 10^{15} + 2 \times 10^{15}$
ISD-GB	$3 \times 10^{15} + 2 \times 10^{15}$
ISD-BG	$3 \times 10^{15} + 2 \times 10^{15}$
ISD-GB+	$6 \times 10^{15} + 2 \times 10^{15}$




Optimization of Implant and nanosecond laser anneal resulted in $\rho_c: \sim 2 \times 10^{-9} \Omega \cdot \text{cm}^2$



H.Yu et al., VLSI 2016

Super-activation with Post Implant Nanosecond Anneal



C.N.Ni et al., VLSI 2016

Post implant nsec laser anneal brings NMOS to $1 \times 10^{-9} \Omega\text{cm}^2$

Outline

- Motivation for Contact Resistivity (pc) Reduction
- Advanced Implant Techniques for pc Reduction
- Nanosecond Laser Anneal for PMOS and NMOS pc Reduction
- Summary

Summary

- **Implant and Anneal optimization is required for achieving low ρ_c**
 - ▶ Implant defect recovery is the key for low contact resistance
 - ▶ Plasma implant offers shallow/dopant-rich implanted surface and improved conformality
- **PMOS ρ_c :**
 - ▶ Ge-rich contact interface benefits to PMOS R_c , with $3e-9 \Omega\text{cm}^2$ achieved with pure Ge ($B@1e20 \text{ at/cm}^3$)
 - ▶ nsec laser anneal after amorphization implant effectively segregates Ge towards SiGe surface
- **NMOS ρ_c :**
 - ▶ Pathways for further ρ_c reduction to $< 1x10^{-9} \Omega\text{cm}^2$ and below is adding/optimizing post implant nsec laser anneal

