

Contact Resistance Reduction using Advanced Implant and Anneal Techniques for 7nm Node and Beyond

Fareen Adeni Khaja Global Product Manager, Front End Products Transistor and Interconnect Group

NCCAVS Junction Technology Group Semicon West Meeting July 14th, 2016

Motivation for Contact Resistivity (pc) Reduction

- Advanced Implant Techniques for pc Reduction
- Nanosecond Laser Anneal for PMOS and NMOS pc Reduction
- Summary

Low Contact Resistance Requirement for Transistor Continuous Scaling





Impact of Scaling on External Resistance



- Fin pitch scaling reduces contact area → increases Rc
- Tall fin height results in increase of S/D resistance (RSD)
- External resistance is limiting transistor performance

Require Innovative doping and Annealing solutions for NFET & PFET to reduce Rc and RSD

Motivation for Contact Resistivity (pc) Reduction

Advanced Implant Techniques for pc Reduction

Nanosecond Laser Anneal for PMOS and NMOS pc Reduction

Summary



Damage Engineering with Cryogenic Implants

Physical Mechanism



Cryo Implants Reduced EOR & Defects, Improved Activation, Yielded Better Silicidation, Less Variability, High Drive Current

Damage Engineering with Thermal Implants

Physical Mechanism

- interstitials (I) and vacancies (V) form amorphous pockets (AP) when they are within a capture distance
- Amorphous pockets (Is-Vs clusters) evolve to form
 Amorphous layer
- I-V fast recombination (jump frequency ↑ when T ↑)



Hot implant reduces Amorphous Pocket Growth

Hot Implant enhances dynamic annealing



Thermal implant reduces Damage → Improve Device performance >15%

Thermal Implant Reduces Crystal Damage, Reduces Device Leakage



Plasma Doping: Shallow & Conformal Implant



Plasma doping enables high doping concentration on surface and is a promising enabler for conformal contact



Implant Effect to Rc on HDSiP



Plasma implant is a promising enabler for conformal contact



Motivation for Contact Resistivity (pc) Reduction

Advanced Implant Techniques for pc Reduction

Nanosecond Laser Anneal for PMOS and NMOS pc Reduction

Summary



Ge-rich contact interface for PMOS pc reduction



Contact Resistivity vs. Ge%



C.N.Ni et al., VLSI-TSA 2016

P contact ρc reduces with increase in Ge at contact. $\rho c = 3e-9 \ \Omega cm^2$ with Ge:B PSD



Ge-rich Surface Formation by Nanosecond Laser Anneal



Ge is segregated towards SiGe surface with Implant + NLA



Ge Segregation by Nanosecond Laser Anneal



Localized Ge segregation by nsec laser anneal \rightarrow 35% of pc improvement

| External Use

Si_{0.3}Ge_{0.7}:B Ultralow Contact Resistivity By Nanosecond Laser Anneal



H.Yu et al., VLSI 2016

- 300mm lightly doped Si wafer
- n-well formation
- SiGe:B epitaxy
- B I/I & activation
- MR-CTLM patterning:Dielectric deposition, lithography, and etching (SiGe surface at the contact region exposed)
- PCAI with Ge I/I
- Ti/TiN deposition
- PMA with 1min N₂ RTP
- Cu barrier deposition
- Cu plating and CMP







H.Yu et al., VLSI 2016

Optimization of Implant and nanosecond laser anneal resulted in pc: $\sim 2 \times 10-9 \Omega \cdot cm^2$



Super-activation with Post Implant Nanosecond Anneal



C.N.Ni et al., VLSI 2016

Post implant nsec laser anneal brings NMOS to $1x10^{-9} \Omega cm^2$



Motivation for Contact Resistivity (pc) Reduction

- Advanced Implant Techniques for pc Reduction
- Nanosecond Laser Anneal for PMOS and NMOS pc Reduction

Summary



Summary

Implant and Anneal optimization is required for achieving low ρ_c

- ► Implant defect recovery is the key for low contact resistance
- Plasma implant offers shallow/dopant-rich implanted surface and improved conformality

PMOS pc:

- Ge-rich contact interface benefits to PMOS Rc, with 3e-9 Ωcm² achieved with pure Ge (B@1e20 at/cm³)
- ▶ nsec laser anneal after amorphization implant effectively segregates Ge towards SiGe surface

NMOS pc:

Pathways for further ρ_C reduction to < 1x10⁻⁹ Ωcm² and below is adding/optimizing post implant nsec laser anneal



