Review of Key Papers From IWJT-2016 May 8-9, IEEE-PVSC 2016 June 6-10 & IEEE-VLSI Symposium 2016 June 14-16

Semicon/West 2016 WCJUG July 14, 2016 John O. Borland J.O.B. Technologies Aiea, Hawaii

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

IWJT-2016

S3-8: Kingstone Semiconductor on FinFET Doping by ULE implant into Dielectric/Glass + Diffusion to Mimic PSG/BSG Doping

S4-4: SCREEN/Nissin on 10nm p+/ and n+/p Ge USJ with Flash Annealing

S3-2: Lam Research on Plasma Assisted Doping for 3-D Si-USJ

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

FinFET Doping with PSG/BSG Glass Mimic doping by Ultra Low Energy Ion Implantation Jiong Chen, Junhua Hong, Jin Zhang, and Jeff Boeker

Kingstone Semiconductor Company, Ltd., 200 Niudun Road, Building 7, Shanghai, China 201203 john.chen@kingstonesemi.com **S**3-8

Process flow for glass mimic doping



· The impact of dielectric layer material.

- Similar Rs were obtained for fin top and sidewalls with the dielectric layer of SiN.
- · For SiO2, the Rs variation is large for fin top and sidewalls.



1.1E+15

2.7E+14

9.6E+14

Simulation for the doses in dielectric layer and silicon fin

 The dopant concentration depends on the incident angle and the dielectric layer thickness. BF₂⁺ at 1.3KeV, equivalent boron energy ~ 300eV



The boron profiles for fin top and sidewalls are similar.

5nm SiO₂

2nm Si₃N₄

2nm SiO

80°

Sidewall

2.7E+16

2.3E+15

1.9E+15

- The surface concentration of sidewall is higher than that of fin top, which is in accordance with Rs results.
- It can be further optimized by tuning incident angle and dielectric layer thickness



Solubility increases with Temp





10 nm-Deep n+/p and p+/n Ge Junctions with High Activation Formed by Ion Implantation and Flash Lamp Annealing (FLA)

H. Tanimura¹, H. Kawarazaki¹, K. Fuse¹, M. Abe¹, T. Yamada¹, Y. Ono¹, M. Furukawa¹, A. Ueda¹, Y. Ito¹, T. Aoyama¹, S. Kato¹, I. Kobayashi¹
 H. Onoda², Y. Nakashima², T. Nagayama², N. Hamamoto², S. Sakai²

¹SCREEN Semiconductor Solutions Co., Ltd. 480-1 Takamiya-cho, Hikone, Shiga, 522-0292 Japan ² Nissin Ion Equipment Co., Ltd. 575 Kuze-Tonoshiro-cho, Minami-ku, Kyoto, 601-8205 Japan Tel: +81-749-24-8460, E-mail: tanimura @prp.screeen.co.jp



Fig. 2 SIMS profiles of P-doped samples. Shallow junctions below 10nm can be achieved.



Fig. 8 SIMS profile of p+/n junctions. The dot plots and line plots are the profiles of pre- and postannealed samples at 670 °C, respectively.



S4-4

Fig. 4 Rs-Xj plots of n+/p junctions. 10nm depths can be obtained. By reducing knocked on oxygen, the activation level has been improved by a factor of 1.5.







Fig. 6 SIMS profiles of oxygen. The sample with PAI has much more oxygen than the samples without PAI.



Fig. 11 Rs-Xj plots of p+/n junctions. The triangular symbols are for shorter pulses.



Boron Activation in Si & Ge



Borland & Konkola, AIP, IIT-2014





Figure 11: Various annealing techniques produces different

performance on junction depth (X_i)

Figure 9: Dopant activation has been measured with SRP to compare with P level in SIMS.

9

50

60



IEEE-PVSC 2016

J.O.B. Technologies (Strategic Marketing, Sales & Technology) Plasma Immersion Ion Implantation for Interdigitated Back Passivated *ABSTRACT* — We present progress to develop low-cost Contact (IBPC) Solar Cells interdigitated back contact solar cells with pc-Si/SiO₂/c-Si

David L. Young, William Nemeth, Vincenzo LaSalvia, Matthew R. Page, San Theingi, Matthew Young, Jeffery Aguiar, Benjamin G. Lee and Paul Stradins

National Renewable Energy Laboratory, Golden, CO, 80401, USA

Zero yielding IBPC solar cells, said beam-line was only 15.8% efficiency!

beam line ion implanter



Plasma Immersion Ion Implanter (PULSION)



Fig. 1. Schematics for beam line (google image) and PIII implanters (IBS). (google images)

interdigitated back contact solar cells with pc-Si/SiO₂/c-Si passivated contacts formed by plasma immersion ion implantation (PIII). PIII is a lower-cost implantation technique than traditional beam-line implantation due to its simpler design, lower operating costs, and ability to run high doses (1E14 - 1E18 cm⁻²) at low ion energies (20 eV – 10 keV). These benefits make PIII ideal for high throughput production of patterned passivated contacts, where high-dose, low-energy implantations are made into thin (20 - 200 nm) a-Si layers instead of into the wafer itself. For this work symmetric passivated contact test structures grown on n-Cz wafers with PH₃ PIII doping gave implied open circuit voltage (iVoc) values of 730 mV with Jo values of 2 fA/cm². Samples doped with B₂H₆ gave iV_{oc} values of 690 mV and J_o values of 24 fA/cm², outperforming BF₃ doping, which gave iV_{oc} values in the 660 - 680 mV range. Samples were further characterized by photoluminescence and SIMS depth profiles. Initial IBPC cell results are presented.



Fig. 2 SIMS depth profiles for PIII as-implanted and annealed samples. The legend indicates the implanted species, the dose $(1/cm^2)$ and implant voltage.

Interdigitated Back Passivated Contact (IBPC) Solar Cells Formed by Ion Implantation

David L. Young, Member, IEEE, William Nemeth, Vincenzo LaSalvia, Robert Reedy, Stephanie Essig, Nicholas Bateman, and Paul Stradins

Interdigitated Back Passivated Contact cell (IBPC)



Fig. 1. Schematic of an IBPC solar cell formed by ion implantation.



Abstract—We describe work toward an interdigitated back passivated contact (IBPC) solar cell formed by patterned ionimplanted passivated contacts. Formation of electron and hole passivated contacts to n-type Cz wafers using a thin SiO₂ layer and ion-implanted amorphous silicon (a-Si) is described. P and B were ion implanted into intrinsic a-Si films, forming symmetric and IBPC test structures. The recombination parameter J_0 , as measured by a Sinton lifetime tester after thermal annealing, was $J_0 \sim 2.4$ fA/cm² for Si:P and $J_0 \sim 10$ fA/cm² for Si:B contacts. The contact resistivity for the passivated contacts was found to be 0.46 $\Omega \cdot \text{cm}^2$ for the n-type contact and 0.04 $\Omega \cdot \text{cm}^2$ for the p-type contact. The IBPC solar cell test structure gave 1-sun V_{oc} values of 682 mV and pFF = 80%. The benefits of the ion-implanted IBPC cell structure are discussed.

Symmetric structures



Fig. 3. Low-energy SIMS depth profiles for post-annealed samples 3–5.

Fig. 2. Process flow for symmetric passivated contact test structures [(a)-(d)], and for an IBPC test structure [(e)-(g)].

VLSI Sym 2016

- Material 14. (cm²/Vs) (cm²/Vs) Diamond 2200 1800 \$1 1350480 1900 Ge 3900 5400 InP 200 8500 400 GaAs InGaAs (53) 12000 300 InAs 500
- Paper 2.1: Samsung 10nm FinFET, µh=220cm2/V-s & µe=170cm2/V-s
- Paper 2.2: IBM/GF 20% SiGe-channel 10nm pFinFET µh=+35%
- Paper 2.3: TSMC InGaAs nFinFET µe=1731cm2/V-s
- Paper 4.2: IMEC 14nm strained Ge FinFET Si µh=125cm2/V-s, r-Ge uh=240cm2/V-s and s-Ge uh=480cm2/V-s
- Paper 4.3: IBM/GF/ST 40% SiGe FinFET µh=250 cm2/V-s
- Paper 4.4: IBM 60% SiGe FinFET µh=325cm2/V-s
- Paper 7.1: IMEC/AMAT/Samsung ultralow resistivity contacts (2.1E-9Ω-cm2)
- Paper 7.3: AMAT 7nm node ultralow contact resistivity (<1.0E-9Ω-cm2)
- Paper 7.4: GF/IBM canceled sub-2E-9Ω-cm2 contact resistivity
- Paper 7.5: UMC/AMAT ultralow p+ SiGe contact resistivity (5.9E-9Ω-cm2)
- Paper 9.1: TSMC 10nm FinFET
- Paper 9.3: IBM 60% SiGe FinFET
- Paper 13.1: CEA-LETI/ST +1.6GPa tensile strain 30% SiGe channel by STRASS
- Paper 13.2: CEA-LETI/ST/IMEP/LAAS-CNRS FD-SOI with Low Temp SPE
- Paper 15.1: IMEC GAA nanowire with EDS and S/D implantation
- Paper 15.2: TSMC/Texas State InAs GAA
- Paper 17.3: TO EACLETI/ST 3-D CoolCube
- Paper 22:1: Renesas CMOS image sensor C-implant proximity gettering

Si FinFET based 10nm Technology with Multi Vt Gate Stack for Low Power and High Performance Applications

H.-J. Cho, H.S. Oh, K.J. Nam, Y.H. Kim, K.H. Yeo, W.D. Kim, Y.S. Chung, Y.S. Nam, S.M. Kim, W.H. Kwon, M.J. Kang, I.R. Kim, H. Fukutome, C.W. Jeong, H.J. Shin, Y.S. Kim, D.W. Kim, S.H. Park, H.S. Oh, J.H. Jeong, S.B. Kim, D.W. Ha, J.H. Park, H.S. Rhee, S.J. Hyun, D.S. Shin, D.H. Kim, H.Y. Kim, S. Maeda, K.H. Lee, Y.H. Kim, M.C. Kim, Y.S. Koh, B. Yoon, K. Shin, N.I. Lee, S.B. Kangh, K.H. Hwang, J.H. Lee, J.-H. Ku, S.W. Nam, S.M. Jung, H.K. Kang, J.S. Yoon, ES Jung

Semiconductor R&D Center, Samsung Electronics, San #16, Banweol-Dong, Hwasung-City, Gyeonggi-Do, 445-701, Korea,

Key module	10nm	14nm-2	14nm-1
Fin	3rd gen	$2^{\mathrm{nd}}\mathrm{gen}$	1st gen
PC patterning	Mandrel	Single photo	
Epi growth	3rd gen	2nd gen	1°t gen
Contact	Single	Trench	

Fig. 2 Process technology comparison between 10nm and 14nm technologies.



Fig. 3 pFET contact resistance (Rc) is reduced by J.O.I 10% from 14nm to 10nm technology using contact Mark process optimization.

Tech



Fig. 6 Short channel mobility of pFET and nFET. The mobility of pFET is about 10% higher than that of nFET.

10nm FinFET will stay with bulk Sichannels and eS/D-stressors. No SiGe channel.

VLSI-2016 paper 2.1

Demonstration of a sub-0.03 um² High Density 6-T SRAM with Scaled Bulk FinFETs for Mobile SOC Applications Beyond 10nm Node

Shien-Yang Wu, C.Y. Lin, M.C. Chiang, J.J. Liaw, J.Y. Cheng, C.H. Chang, V.S. Chang, K.H. Pan, C.H. Tsai, C.H. Yao, T. Miyashita, Y.K. Wu, K.C. Ting, C.H. Hsieh, R.F. Tsui, R. Chen, C.L. Yang, H.C. Chang, C.Y. Lee, K.S. Chen, Y. Ku, S. M. Jang

168, Park Ave. 2, Hsinchu Science Park, Hsinchu, Taiwan, R.O.C., Email: shien-yang_wu@tsmc.com Taiwan Semiconductor Manufacturing Company

Process Enablers

Advanced pitch-splitting patterning technique with 193nm immersion lithography is used to enable pitch scaling for critical layers. Fin width and profile are carefully optimized to maintain excellent short channel with scaled gate length to reduce parasitic capacitance between contact and gate. Raised source/drain with dual epitaxy process is optimized to mitigate source/drain (S/D) parasitic resistance. Enhanced contact process is developed to enlarge manufacturing margin.

VLSI-2016 paper 9.1

J.O.B. Technologies (Strategic Marketing, Sales & Technology)



Fig.8 NMOS Ion boost with mobility enhancement and resistance reduction.



Fig.9 PMOS Ion boost with mobility enhancement and resistance reduction.

16

FINFET Technology Featuring High Mobility SiGe Channel for 10nm and Beyond

D. Guo, G. Karve, G. Tsutsui, K-Y Lim^{*}, R. Robison, T. Hook, R. Vega, D. Liu, S. Bedell, S. Mochizuki, F. Lie, K. Akarvardar^{*}, M. Wang, R. Bao, S. Burns, V. Chan, K. Cheng, J. Demarest, J. Fronheiser^{*}, P. Hashemi, J. Kelly, J. Li, N. Loubet, P. Montanini, B. Sahu^{*}, M. Sankarapandian, S. Sieg, J. Sporre, J. Strane, R. Southwick, N. Tripathi^{*}, R. Venigalla, J. Wang, K. Watanabe, C. W. Yeung, D. Gupta, B. Doris, N. Felix, A. Jacob^{*}, H. Jagannathan, S. Kanakasabapathy, R. Mo, V. Narayanan, D. Sadana, P. Oldiges, J. Stathis, T. Yamashita, V. Paruchuri, M. Colburn, A. Knorr^{*}, R. Divakaruni, H. Bu, M. Khare IBM Semiconductor Technology Research, 257 Fuller Road, Albany, NY 12203, ^{*}GLOBALFOUNDRIES Inc.

Well and punch-through implants Si recess to define channel epi area Channel epi growth Fin formation Dummy Gate Deposition & RIE Spacer Deposition and RIE SiGe (P)/eSD (N) growth ILD and CMP for Node Separation Dummy gate removal Multi_WF gate stack formation Self Aligned contact formation BEOL (Cu metallization) **Fig. 1** 10nm integration flow with optimized process steps for SiGe FIN.

J.O.B. Technologies (Strategic

Marketing, Sales &

Technology)

10⁴ 10⁴ 10⁵ 10⁵ 10⁷ 10⁷ 10⁷ 10¹⁰ 10¹⁰ 10¹¹ 10¹² 10¹⁰ 10¹⁰ 10¹¹ 10¹² 10¹⁰ 10¹¹ 10¹⁴ 10¹³ 10¹³

10

Fig. 3. The relationship between measured SiGe defects and the integrated oxygen concentration at the growth interface [6].



Fig. 8. At matched Tinv, SiGe fin with 20% Ge illustrates 35% hole mobility boost over Si FIN.



¹⁷ VLSI-2016 paper 2.2

A 2nd Generation of 14/16nm-node compatible strained-Ge pFINFET with improved performance with respect to advanced Si-channel FinFETs

J. Mitard, L. Witters, Y. Sasaki, H. Arinnura, A. Schulze, R. Loo, L.-A. Ragnarsson, A. Hikavyy, D. Cott, T. Chiarella, S. Kubicek, H. Mertens, R. Ritzenthaler, C. Vrancken, P. Favia, H. Bender, N. Horiguchi, K. Barla, D. Mocuta, A. Mocuta, N. Collaert, A.V-Y. Thean



Silicon SADP Fin Formation -11nm Wide Fins

Si recess + in-situ relaxed Ph-doped SiGe70%

+ strained Ge deposition + STI Recess

Boron Extension I/I + scaled SiN spacer Raised B-doped Germanium S/D SEG

Boron HDD implantation + 500C 5' junc

Epi Silicon + wet SiO₂ + HfO₂ + TiN + W

Local Interconnect2 to LI1 and RMG

Local Interconnect1 + Ti direct contact to S/D epi

dummy gate deposition + patterning





transistors after fin module redevelopment. The devices for the xTEM preparation,

Fig.7: Gate cut along the ~10nm W_{FIN} strained Ge pFINFET (110nm CPP). 26nm dummy gate and 35nm active gates are shown. ig.9: Split CV mobility extractions carried out on our 45nm-Fin Pitch devices. High mobility is obtained after our gate stack developments confirming that the Ge is kept strained till the end of processing

VLSI-2016

paper 4.2

Ge µh=1900cm2/V-s

Selective GeO_x-Scavenging from Interfacial Layer on Si_{1-x}Ge_x Channel for High Mobility Si/Si_{1-x}Ge_x CMOS Application

C. H. Lee, H. Kim*, P. Jamison, R. G. Southwick III, S. Mochizuki, K. Watanabe, R. Bao, R. Galatage*, S. Guillaumet**, T. Ando, R. Pandey*, A. Konar*, B. Lherron**, J. Fronheiser*, S. Siddiqui*, H. Jagannathan, V. Paruchuri

> IBM Research, *GLOBALFOUNDRIES Inc., **STMicroelectronics 257 Fuller Road, Suite 3100, Albany, NY 12203



(a) (b) Fig. 7 (a) Cross-sectional TEM image of gate stack showing MG/HK/IL/Si_{0.6}Ge_{0.4} channel. The selective GeO_x-scavenging process was carried out right after the IL formation and there is no change of SiGe profile and surface roughness in the channel region. (b) Split-CV of Si_{0.6}Ge_{0.4}(100) pFET with GeO_x-free IL. A very small frequency dispersion in the depletion region indicates the low interface defects. (EOT ~0.9 nm)

Fig. 10 High-field hole mobility vs. EOT in Si_{0.6}Ge_{0.4}(100) pFETs. Devices with GeO_x-free IL exhibit about 30% higher mobility than those with a SiGeO_x (34%) IL. They also outperforms pure Ge pFETs [7-9].

40%-SiGe-Fin Hole mobility=250

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 4.3

Demonstration of Record SiGe Transconductance and Short-Channel Current Drive in High-Ge-Content SiGe PMOS FinFETs with Improved Junction and Scaled EOT

Pouya Hashemi, Kam-Leung Lee, Takashi Ando, Karthik Balakrishnan, John A. Ott, Syuranga Koswatta, Sebastian U. Engelmann, Dae-Gyu Park, Vijay Narayanan, Renee T. Mo and Effendi Leobandung IBM Research, Thomas J. Watson Research Center, 1101 Kitchawan Rd., Yorktown Heights, NY 10598, USA.

- SGOI fabrication, fin patterning, 3D Ge condensation [7]
- Various scaled IL splits, HK/MG deposition and treatment, poly-Si deposition
- Gate hard mask, gate stack lithography/RIE
- Split for hot BF₂ I/I and splits for I/I-free: thick (~9-10nm) and thin (~5-6nm) spacers
- In-situ B-doped raised-S/D SiGe epitaxy
- S/D activation at 800°C for hot I/I split and up to 900°C for I/I-free splits
- Silicide offset spacer formation NiPt salicidation

Fig. 1 Process flow to fabricate HGC SiGe pMOS FinFETs, featuring a gate first HK/MG flow with various splits for EOT scaling and junction.





Fig. 2 High-resolution TEM image of a HGC SiGe fin under spacer for a device with junction formed 60%-SiGe by hot I/I. No crystalline defect **Fin Hole** was observed under the spacer confirmed from various images

I-free process.

r, as s.	mobility=325
10000	

			的一些
Junction	hot I/I	I/I -free	I/I -free
Physical L _G	37nm	33nm	25nm
$SS at V_{DS}$ =-50mV	80mV/dec	75mV/dec	77mV/dec
SS at V_{DS} =-0.5V	80mV/dec	77mV/dec	86mV/dec
DIBL	57mV	24mV	40mV
V _{DD}	0.5V	0.5V	0.5V
I _{on} at fixed HP I _{off}	0.45mA/µm	0.45mA/µm	0.43mA/µm
I _{eff} at fixed HP I _{off}	0.210mA/µm	0.214mA/µm	0.187mA/µm



Fig. 5 Median short-channel Ron (LG=30±10nm), measured at |V_{GS}-V_{th}|=0.7V and V_{DS}=-50mV, for various gate stack and splits, including I/I-free junctions with two spacer thicknesses and hot I/I. Higher Vth of IL1, which is also present under spacers, may lead to higher Rext for an underlapped I/I free device. By choosing IL2 under spacer, we are able to significantly reduce the Ron for I/I free devices.



Fig. 14 Ion (=ID) at target HP Ioff=100nA/µm at VDD=0.5V of HGC SiGe FinFETs of this work vs. physical L_G. Overlaid are the best FinFET data for bulk Ge [3] and s-Ge/SRB [11], with only reports available for source current. At a fixed HP Ioff=100nA/µm and VDD=0.5V, we demonstrate the highest SiGe FinFET Ion and the highest PFET performance reported to date at Lc<35nm.

20

VLSI-2016 paper 4.4

Replacement High-K/Metal-Gate High-Ge-Content Strained SiGe FinFETs with High Hole Mobility and Excellent SS and Reliability at Aggressive EOT ~7Å and Scaled Dimensions Down to Sub-4nm Fin Widths

P. Hashemi, T. Ando, K. Balakrishnan, E. Cartier, M. Lofaro, J. A. Ott, J. Bruley, K.-L. Lee, S. Koswatta, S. Dawes, J. Rozen, A. Pyzyna, K. Chan, S. U. Engelmann, D.-G. Park, V. Narayanan, R. T. Mo and E. Leobandung IBM Research, Thomas J. Watson Research Conter. 1101 Kitcherwan Rd. Vorktown Heights. NV 10598, USA.



Fig. 12 Mobility vs. average W_{FIN} for a wide range of device widths, including planar, wide to sub-10nm-wide fins. μ_{eff} is nearly insensitive to the MG WF splits (WF2-WF1~70mV) and sharply decreases for narrow fins. Nevertheless, we report a very high pFET <u>µ_{eff}=235cm²/Vs at EOT~7Å</u> fins ultra-scaled for with average WFIN=4.6nm, which is very promising for 5nm-node.



60%-Ge μh=220 μh=235

VLSI-2016 paper 9.3

Smart Solutions for Efficient Dual Strain Integration for Future FDSOI Generations

A. Bonnevialle^{2,1,3}, C. Le Royer¹, Y. Morand², S. Reboh¹, C. Plantier¹, N. Rambal¹, J.-P. Pédini², S. Kerdiles¹, P. Besson^{1,2}, J.-M. Hartmann¹, D. Marseilhan¹, B. Mathieu¹, R. Berthelon^{1,2}, M. Cassé¹, F. Andrieu¹, D. Rouchon¹, O. Weber¹, F. Bœuf², M. Haond², A. Claverie³, M. Vinet¹

¹ CEA, LETI, Minatec Campus, F-38054 Grenoble, France;

² STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles, France; ³ CEMES-CNRS, 29 rue J. Marvig, 31400 Toulouse France

Abstract

We present deep insights on the integration and physics of two new strain boosters for FDSOI CMOS. "STRASS" and "BOX creep" techniques (for tensily and compressively stressed channels, respectively) are for the first time integrated in a localized manner on a state-of-the-art 14nm FDSOI route. STRASS enables to achieve +1.6 GPa in SOI active regions (w.r.t. +1.3 GPa for thin BOX sSOI). BOX creep process leads to more than +10% in hole mobility and +6% in leff(Ioff) plots. The BOX creep efficiency is investigated with respect to device dimensions: the electrical data evolution matches the proposed mobility model based on 2D simulated stress profiles.



Fig.1: Schematics of advanced FDSOI CMOS, featuring highly strained Si and SiGe channels, with studied strain boosters for n/pFETs.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)



Fig.2: Schematics of the **STRASS** process to fabricate tensile Si on insulator. The top relaxed SiGe seed (b) imposes its lattice parameter to the Si film (c-d) [8,9].

30% c-SiGe STRASS: +1.6GPa tensile strain-Si $\rightarrow \mu_e$ =+60% BOX-Creep: μ_h =+10%



Fig.3: Principle of the **BOX creep** technique applied to the fabrication of a) <u>tensile Si</u> (+1.2 GPa demonstrated in [6]) and b) <u>compressive Si</u>, depending on the SiN stress.

VLSI-2016 paper 13.1



Fig.6: STRASS module integration for dual-strain FDSOI CMOS. a) Flow of the experiments, with n/p FETs schematics (b, c); d) Top view SEM picture after selective 40nm Si_{0.7}Ge_{0.3} epitaxy (nFET); e) Tensile Stress in 1x4µm² SOI nFETs (after STRASS) by Raman spectroscopy: + **1.6 GPa** is demonstrated ($\Delta\omega_{si} = \omega_{sTRASS} - \omega_{ref} = -7.3 \text{ cm}^{-1}$).





'ig.7: Electron mobility gains expected with TRASS technique. +1.6 GPa (exp. data *i*th SiGe 30%) for STRASS can be further nhanced with 40% Ge content.

 Fig.8: BOX creep (BC) module integration. a) Experiment flow, b-c) n/p FETs schematics,

 d) -110 MPa additional stress (Δσ) is evidenced in wide SGOI area by Raman spectroscopy.

 Marketing, Sales &

 Technology)

 VL SI-2016 r

High Performance CMOS FDSOI Devices activated at Low Temperature

L. Pasini^{1,2,3}, P. Batude¹, J. Lacord¹, M. Casse¹, B. Mathieu¹, B. Sklenard¹, F. Piegas Luce¹, J. Micout^{1,3}, A. Payet¹, F. Mazen¹, P. Besson¹, E. Ghegin^{1,2}, J. Borrel^{1,2}, R. Daubriac⁴, L. Hutin¹, D. Blachier¹, D. Barge², S. Chhun², V. Mazzocchi¹, A. Cros², J-P. Barnes¹, Z. Saghi¹, V. Delaye¹, N. Rambal¹, V. Lapras¹, J. Mazurier¹, O. Weber¹, F. Andricu¹, L. Brunet¹, C. Fenouillet-Beranger¹, Q. Rafhay³, G. Ghibaudo³, F. Cristiano⁴, M. Haond², F. Bœuf² and M. Vinet¹

¹CEA- Leti, Minatec Grenoble, ²STMicroelectronics Crolles, ³IMEP-LAHC, Minatec Grenoble INP, ⁴LAAS-CNRS, Toulouse FRANCE

٢V

usion eal

be

De



b) HT POR process flow: Junction alignment defined by SiN deposition/etching/dopant diffusion



Fig.1: a) LT X^{1st} integration process flow. Implantation through thin liner enables to place dopants at the channel entrance **b**) HT POR process flow. Dopants are activated by HT thermal anneal and driven by diffusion in the region below the spacer.



	nM	105	pM	OS	amorph. depth
Dose (at/cm ²)	PAI (Ge)	Р	PAI (Ge)	В	
POR	0	0	0	0	0
No Implant	0	0	0	0	0
No PAI	0	D2	0	D2	0
Medium PAI	D1	D2	D1	D2	-1nm
High PAI	2.4D1	D2	2.4D1	D2	-2nm

Fig.2: a) R_{ACCESS} main contributions: NiPt/Si
 Fi contact resistance (R_{CO}), co epitaxial region (R_{EPI}), region below the spacer (R_{SPA}) b) Devices split table.



Fig.3: a) TEM micrograph showing a partial amorphization of the thin SiGe film. **b)** Active B concentration profile (ECV) obtained after 630°C annealing compared to total B. An activation level of $3x10^{20}$ at/cm³ is achieved.



Fig.4: a) R_{SHEET} mapping on 300mm wafer of a 6nm SiGe film activated by SPE at 630°C. b) Thickness mapping of the thin SiN liner used to define the junction position in the X^{1st} integration on 300mm wafer (Δ_{TH} <1Å).

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 13.2

High performance In_{0.53}Ga_{0.47}As FinFETs fabricated on 300 mm Si substrate

M. L. Huang, S. W. Chang, M. K. Chen, Y. Oniki, H. C. Chen, C. H. Lin, W. C. Lee, C. H. Lin, M. A. Khaderbad, K. Y. Lee, Z. C. Chen, P. Y. Tsai, L. T. Lin, M. H. Tsai, C. L. Hung, T. C. Huang, Y. C. Lin, Y.-C. Yeo, S. M. Jang, H. Y. Hwang, Howard C.-H. Wang, and Carlos H. Diaz Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu 300, Taiwan

Process flow

- on 300mm Si 🗄 🗄 👌
- ⇔ N⁺-S/D
- 🔆 HK deposition
- \diamondsuit S/D contact metal dep.
- ↓ Metallization

Fig. 1 Process flow for the InGaAs FinFET fabrication. Fin dimension was controlled by InGaAs epi-layer thickness and dry/wet etch conditions.

InGaAs µe=12,000cm2/V-s

J.O.B. Technologies (Strategic Marketing, Sales & Technology)



Fig. 2 (a) Top view SEM and (b) cross-sectional TEM images of the InGaAs FinFET.



effect mobility (μ_{FE}) vs. N_s for UTB-, and Fin- FET.

VLSI-2016 paper 2.3

25

Record mobility (µ_{eff} ~3100 cm²/V-s) and reliability performance (V_{0v}~0.5V for 10yr operation) of In_{0.53}Ga_{0.47}As MOS devices using improved surface preparation and a novel interfacial layer

A. Vais¹, A. Alian, L. Nyns, J. Franco, S. Sioncke, V. Putcha¹, H. Yu¹, Y. Mols, R. Rooyackers, D. Lin, J.W. Maes², Q. Xie², M. Givens³, F. Tang³, X. Jiang³, A. Mocuta, N. Collaert, K. De Meyer¹, A. Thean IMEC and also at ¹KULeuven; ²ASM Belgium; ³ASM America, Phoenix, AZ, USA. <u>e-mail</u>: Abhitosh.Vais@imec.be

R_{sPA} (Ω.μm)

40.

20-

25Ω.µm

ΔR_{SPA,N}

4



Fig.5: TEM micrographs of n & pMOS Medium PAI splits transistors fabricated with LT X^{1st} process. Good epitaxial growth quality on the implanted region is observed.

Fig.15: R_{SPA} extraction by full FDSOI device TCAD simulation (SDEVICE) as a function of the spacer thickness for various R_{SHEET} values. For both n&pFETs, the ΔR_{SPA} and ΔR_{CO} are consistent with the measured R_{ACCESS} difference between LT and POR splits.

best LT nMOS

Best LT pMOS

 $\Delta R_{SPA, P} = 15\Omega. \mu m$

T_{spa, p}

10



Fig. 13: R_{SHEET} measurements on a 6 nm Si film implanted with the conditions reported in Fig.2b. Expected evolution is observed for the pFET case, i.e. R_{SHEET} decreases with the amorphization depth. For n-type the values are not consistent with usual SPE activation levels.



J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 13.2

InAs Nanowire GAA n-MOSFETs with 12-15 nm Diameter T. Vasen, P. Ramvall, A. Afzalian, C. Thelander¹, K.A. Dick¹, M. Holland, G. Doornbos, S.W. Wang, R. Oxland, G. Vellianitis, M.J.H. van Dal, B. Duriez, J.-R. Ramirez², R. Droopad², L.-E. Wernersson¹, L. Samuelson¹, T.-K. Chen³, Y.-C. Yeo³, and M. Passlack

TSMC, Kapeldreef 75, 3001 Leuven, Belgium; ¹Lund University, Lund, Sweden; ²Texas State University, San Marcos TX, USA; ³TSMC, Hsinchu, Taiwan 300-75 R.O.C.; Email: <u>matthias_passlack@tsmc.com</u>



J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 15.2



At 1E20/cm3 channel doping level Ge mobility only 2x of Si for electron and hole!

Ultralow-Resistivity CMOS Contact Scheme with Pre-Contact Amorphization Plus Ti (Germano-)Silicidation

H. Yu^{1,2}, M. Schaekers¹, A. Hikavyy¹, E. Rosseel¹, A. Peter¹, K. Hollar³, F. A. Khaja³, W. Aderhold³, L. Date³, A. J. Mayur³,

J.-G. Lee⁴, K. M. Shin⁵, B. Douhard¹, S. A. Chew¹, S. Demuynck¹, S. Kubicek¹, D. Kim⁵, A. Mocuta¹,

K. Barla¹, N. Horiguchi¹, N. Collaert¹, A.V.-Y. Thean¹, K. De Meyer^{1,2}

-ISD

¹Imec, Kapeldreef 75, B-3001 Leuven, Belgium ²Also at Katholieke Universiteit Leuven, Leuven, Belgium ³Applied Materials, Sunnyvale, USA ⁴Samsung, Seoul, Korea ⁵Samsung, assignee at imec, Leuven, Belgium

10⁻⁷



function of PMA temperature [1]. TiSi_x with PCAI has lower ρ_c . PCAI is with 3keV 6×10¹⁴ cm⁻² Ge I/I. PMA window is 500-550°C 1min N2 RTP.

- 300mm lightly doped Si wafer
- n-well formation
- SiGe:B epitaxy
- B I/I & activation
- MR-CTLM patterning:Dielectric deposition, lithography, and etching (SiGe surface at the contact region exposed)
- PCAI with Ge I/I
- Ti/TiN deposition
- PMA with 1min N₂ RTP
- Cu barrier deposition

Cu plating and CMP



Table I. SiGe:B samples defined by B doping methods.

Sample ID	B I/I dose (cm ⁻²)*	Remark**
ISD		No extra B I/I
ISD-B	$3 \times 10^{15} + 2 \times 10^{15}$	Extra B I/I
ISD-GB	$3 \times 10^{15} + 2 \times 10^{15}$	Pre-B Ge AI
ISD-BG	$3 \times 10^{15} + 2 \times 10^{15}$	Post-B Ge AI
ISD-GB+	$6 \times 10^{15} + 2 \times 10^{15}$	Pre-B Ge AI

Two-step B I/I: 1st with 2keV, and 2nd with 0.5keV

** Ge AI is with 10keV energy and 1×10¹⁵ cm⁻² dose

 Performed on only part of samples Fig. 3 Process flow of MR-CTLM structure. Detailed B I/I conditions are in Table I. B I/I was followed by spike anneal or multi-pulse ns laser anneal for B activation. PCAI conditions are compared in Fig. 5. $SiP = 2E21/cm^3 = 2.1 \times 10^{-9} \Omega - cm^2$ 70%-SiGeB= 2.1x10⁻⁹ Ω -cm²

VLSI-2016 paper 7.1

1.

∆Rs/Rs •

-1.

Ultra-Low NMOS Contact Resistivity Using a Novel Plasma-Based DSS Implant and Laser Anneal for Post 7 nm Nodes

C.-N. Ni, K.V. Rao, F. Khaja, S. Sharma, S. Tang, J. J. Chen, K. E. Hollar, N. Breil, X. Li, M. Jin, C. Lazik, J. Lee H. Maynard, N. Variam, A. J. Mayur, S. Kim, H. Chung, M. Chudzik, R. Hung, N. Yoshida, N. Kim Applied Materials 3050 Bowers Avenue, Santa Clara, CA 95053, USA

VLSI-2016 paper 7.3

NMOS = $1.2 \times 10^{-9} \Omega$ -cm² with msec DSA laser annealing If nsec then $<1 \times 10^{-9} \Omega$ -cm²



Figure 3. Process flow showing selective highly doped Si:P EPI with top-off or contact open implant. The inset is schematics of contact area



Figure 14. xTEM and EDX images from on PLAD P 2keV and 4keV samples. Both aed Si layer and oxidation are seen at Ti/HDSiP interface of 4keV (higher Rc) iP sample. :).



Contact resistivity (e^{-a} Ω•cm²)

Figure 15. (a) Implanted /annealed HDSiP Rs are lower with nsec laser anneal than DSA. (b) Proposed new flow for NMOS low contact Rc

anneal

nsec laser

anneal

Top off I/I

Contact I/I



(a)

(b)

1.E+03

1.E+02

1.E+01

2.1 nm SiO,

8 nm a-Si

HDSiP

Post implant

No DSA

Figure 2. (a) Conformal implant for dopant boosting is needed for further fin scaling (b) SIMS plot showing good dopant conformality on Si fin Figure 8. Epitaxial regrowth of HDSiP with laser anneal, with (a) cross-sectional TEM and (b) their corresponding sheet resistance.

4.5 nm

Post implant

+ DSA 800 °C

Measured Sheet Resistance (Ω/\Box)

8 nm

20 nm

Post implant

+ DSA 1150 °C



Figure 12. ρ_C of HD Si:P reference comparing to the ones with <u>contact</u> <u>open implant</u> energy and dose splits. Lowest Rc of 1.2e⁻⁹ Ω cm² is demonstrated. Post metal anneal is DSA 800 °C

VLSI-2016 paper 7.3

VLSI Sym-2015 Paper 8-2 by Ni of **Applied** on "Ultra-Low Contact Resistivity with Highly Doped Si:P Contact for nMOSFET". This paper had similar results and message as reported last week at IWJT in Applied paper S4-1. Fig.1 shows the ITRS targets for contact resistivity at 10nm and 7nm nodes of 2-5E-9 Ω -cm². Fig.2 shows the process flow and schematic of the doped contact structure to achieve low contact resistivity. Fig.5 shows the higher the in-situ doped epi dopant level the lower the contact resistivity going from P=7E19/cm³ up to 2.5E21/cm³ using DSA laser annealing to boost P-dopant activation. Using an additional P-Cryo top-off implant after S/D epi or contact opening with DSA annealing will further reduce resistivity as shown in Fig.10 with minimal strain relaxation as shown in Fig.11. So message is need to add more n+ S/D implants even with in-situ doped epi at 2E21/cm³ doping level!



Figure 1. (a) ITRS predicted ρ_c of mid 1e⁻⁹ Ωcm² is required for 10/7-nm FinFET [1]. (b) Field-emission model simulates ρ_c as a function of SBH and n-dopant (c) Band alignment of Ti on n-Si.
 (d) Band alignment of Ti on highly doped Si:P showing reduced barrier thickness (δ)





Figure 5. (a) TEM of kelvin contact test vehicle with Ti contacting on HD Si:P (b) ρ_C of Ti/Si:P contact as a function of n-dopant concentration.





Figure 10. Sheet resistance measurement comparing pre- and post P cryo implant+anneal into HD Si:P. Rs improved with additional implant

Figure 11. X-ray diffraction pattern shows no HD Si:P film relaxation after P implant and high temperature DSA anneal

J.O.B. Technologies (Strategic Marketing, Sales & Technology) Session 7: Contact Resistance Innovations for Sub-10nm Scaling

Sub-2x10⁻⁹ Ω-cm² N- and P-Contact Resistivity with Si:P and Ge:Ga Metastable Alloys for FinFET CMOS Technology

GF and IBM Research

UTEK nsec LTA

Paper Withdrawn and Not Published!

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 7.4

Ultra low p-type SiGe contact resistance FinFETs with Ti silicide liner using cryogenic contact implantation amorphization and Solid-Phase Epitaxial Regrowth (SPER)

Y.R. Yang, N. Breil¹, C.Y. Yang, J. Hsieh, F. Chiang, B. Colombeau¹, B.N. Guo², K.H. Shim², N. Variam², G. Leung¹, J. Hebb¹, S. Sharma¹, C.N. Ni¹, J. Ren¹, J. Wen¹, J.H. Park¹, H. Chen¹, S. Chen³, M. Hou³, D. Tsai³, J. Kuo³, D. Liao³, M. Chudzik¹, S.H. Lin, H.F. Huang, N.H. Yang, J.F. Lin, C.T. Tsai, G.C. Hung, S.C. Hsu, O. Cheng, J.Y. Wu and T.R. Yew United Microelectronics Corporation (UMC), Advanced Technology Development, No. 18, Nanke 2nd Rd, Tainan, Taiwan 74147
 ¹ – Applied Materials, 3050 Bowers Avenue, Santa Clara, CA 95053, USA
 ² – Applied Materials – Varian Semiconductor Equipment, 35 Dory Road, Gloucester, MA 01930, USA

3 - Applied Materials Taiwan, Nanke 7th Rd, Tainan, Taiwan 741



Fig.1: Process flow for the FinFET devices used in this experiment



Fig.2: 3D schematic shows the boron implantation into contact trench.

P-contact = $5.9 \times 10^{-9} \Omega$ -cm²

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

VLSI-2016 paper 7.5



Fig.10: The contact resistivity vs. 1000/T plot shows an Arrhenius dependency. The best result for the cold implant demonstrates a record low contact resistivity of 5.9×10-9 ohm-cm²



TCAD simulation showing Fig.4: comparable total boron concentration profiles for RT and cryogenic (cold) implants post anneals, and highlighting a significant activation improvement with cryogenic (cold) implant.

Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates

H. Mertens, R. Ritzenthaler, A. Hikavyy, M. S. Kim, Z. Tao, K. Wostyn, S. A. Chew, A. De Keersgieter, G. Mannaert, E. Rosseel, T. Schram, K. Devriendt, D. Tsvetanova, H. Dekkers, S. Demuynck, A. Chasin, E. Van Besien, A. Dangol, S. Godny, B. Douhard, N. Bosman, O. Richard, J. Geypen, H. Bender, K. Barla, D. Mocuta, N. Horiguchi, A.V-Y Thean

Starting material: Bulk Si wafer Ground plane I/I + anneal (a) SiGe/Si/SiGe/Si epitaxy (b) Spacer-defined fin patterning (SADP) Low-temperature STI filling (c) Dummy gate patterning Extension I/I + Spacer formation Embedded Si S/D epitaxy (d) HDD I/I + activation ILD0 deposition/CMP Dummy poly/oxide removal Si nanowire formation by SiGe etch (e) Gate dielectric (IL-SiO2/HfO2) dep. Work function (WF) metal deposition Fill metal (W) deposition/CMP (f) Contact formation + M1 BEOL



Fig. 1. Process flow for the fabrication of GAA Si NWFETs. (a) – (f) Coventor[®] images that illustrate the critical steps. The Ge concentration in the SiGe layers is 27%. The thickness of the SiGe and Si layers is ~ 10 nm.

(a)

(c)

(e)



Fig. 4. (a) STEM image of a post-STI fin showing the SiGe and Si segments. **(b)** STEM intensity trace showing limited SiGe/Si intermixing by STI densification at 750 °C for 30 minutes. Junction activation spike annealing has low impact on SiGe/Si intermixing as well, which is attributed to short anneal duration.



NWFE1 ($L_G = 70$ nm): (a) overview of the Si NW array, and (b) detailed view of two stacked Si NWs. The rounded NW shape, the narrow NW size distribution, and the conformally deposited HK/MG layers are clearly visible.



Fig. 5. SIMS profiles for Ge (left axis) and for NMOS GP doping (right axis) collected after SiGe/Si epi for two boron GP concentrations showing the steep profiles in the Si substrate below the SiGe/Si stack.

VLSI-2016 paper 15.1

First demonstration of a CMOS over CMOS 3D VLSI CoolCubeTM integration on 300mm wafers

L. Brunet¹, P. Batude¹, C. Fenouillet-Beranger¹, P. Besombes¹, L. Hortemel¹, F. Ponthenier¹, B. Previtali¹, C. Tabone¹, A.Royer¹, C. Agraffeil¹, C. Euvrard-Colnat², A. Seignard¹, C. Morales¹, F. Fournel¹, L. Benaissa¹, T. Signamarcheix¹, P. Besson², M. Jourdan¹, R. Kachtouli¹, V. Benevent¹, J.-M. Hartmann¹, C. Comboroure², N. Allouti¹, N. Posseme¹, C. Vizioz¹, C. Arvet², S. Barnola¹, S. Kerdiles¹, L. Baud¹, L. Pasini^{1,2}, C.-M. V. Lu^{1,2}, F. Deprat¹, A. Toffoli¹, G. Romano², C. Guedj¹, V. Delaye¹, F. Boeuf², O. Faynot¹ and M. Vinet¹ ¹CEA, Leti, MINATEC Campus, ²STMicroelectronics

BOTTOM level	Layer transfer	TOP level	
SOI BOX 145nm/ Si 16nm SOI thinning & patterning 950°C HfSiON/TiN/Poly-Si gate stack patterning Si ₃ N ₄ spacer formation 630°C Si Raised Source/Drain 750°C As & BF ₂ implantation LDD/HDD Dopant activation by spike annealing NiPt 10% silicidation 1050°C CESL & PMD deposition	 PMD planarization by CMP Bonding with oxidized SOI wafer Bonding annealing <u>300°C</u> Thinning by grinding and etching 	Si patterning 525°C HfO2/TiN/Poly-Si gate stack patterning Si3N4 spacer formation 630°C SiGe27% Raised Source/Drain 650°C Dopant activation by SPER 600°C NiPt 10% silicidation 3D contacts up to M2 metal lines	
Hot Temperature Process	Low Temperature Process		

Fig.1: Process flow scheme of 3D CoolCube[™] integration: bottom level realization at high temperature, layer transfer and realization of the top level at low thermal budget.



Fig.11: Description of the Si layer transfer above W metal 1 level. Ti/TiN diffusion barrier is used.

Fig.2: TEM cross-section of the 3D sequential structure up to M2 line. Nanometric top and bottom transistors alignment is observed.

Fig.14: SEM cross-section of the bonded structure, with bottom W lines, after thinning. The 9nm Si layer is highlighted in red.

VLSI-2016 paper 17.3

37







White Spots Reduction by Ultimate Proximity Metal Gettering at Carbon Complexes Formed underneath Contact Area in CMOS Image Sensors

Tadashi Yamaguchi, Tomohiro Yamashita, Takeshi Kamino*, Yotaro Goto*, Takashi Kuroi*, and Masazumi Matsuura

Renesas Electronics Corp., 751 Horiguchi, Hitachinaka, Ibaraki Japan tadashi.yamaguchi.pz@renesas.com *Renesas Semiconductor Manufacturing Corp., 751 Horiguchi, Hitachinaka, Ibaraki Japan

