

P, Sb and Sn Ion Implantation with Laser Melt-LPC (Liquid Phase Crystallization) For High Activation n+ Ultra-Shallow Junction in Ge Epilayer and Surface Strain-Ge Formation For Mobility Enhancement

John Borland¹, Joshua Herman², Steve Novak², Hiroshi Onoda³, Yoshiki Nakashima³, Karim Huet⁴, Walt Johnson⁵ and Abhijeet Joshi⁶

¹J.O.B. Technologies, ²CNSE/SUNY Polytechnic Institute, ³Nissin Ion Equipment, ⁴LASSE/Screen, ⁵KLA-Tencor and ⁶Active Layer Parametrics

IWJT-2015 June 11-12, 2015 Kyoto, Japan


&

Semicon/West July 16, 2015
www.job-technologies.com

Outline

- Introduction
 - Device Roadmap to High Mobility Channels at 7/10nm Node
 - Issues with Ge n+ USJ Formation & High Dopant Activation
 - Strain-Ge High Mobility Channel Material
- Experimentation
 - 70nm Ge-epi/SiGe-buffer/Si P(100) wafer
 - P, Sb and Sn Implantation
 - 308nm Eximer Laser Annealing
- Results
 - Rs Dopant Activation
 - SIMS Dopant Profiles
 - XRD Strain-Ge Analysis
 - Differential Hall Mobility Depth Profiles
- Summary

Global Internet Device Installed Base Forecast



Smart Watch User Case	40LP	28SLP	FinFet	FD	FD+FBB
Power @ ISO Freq	1	0.71	0.39	0.33	0.23
Freq. @ ISO power	1	1.56	2.80	2.55	2.97
mW/Day (active and static)	334	238.6	131.2	109.7	76.3
Battery Life (Days)	4.55	6.37	11.58	13.85	19.91
Battery Life ISO	1	1.4	2.5	3.0	4.4

~5x battery life increase from 4 to ~20 days




Figure 1. Average power draw constraint as a function of lifetime and battery size

Rated and Actual Energy Use and Battery Energy Storage for Conventional Smart Phones

Product Name	Mfg. Standby	Vendor reported Run Time	Actual Run Time * ¹	Installed Battery
1 HTC Dream	406 h	5h 20 minutes	2 ~ 3.5 h	Li-Ion 1150 mAh
2 Google Nexus One	290 h	7h	3.5 ~ 5.5 h	Li-Ion 1400 mAh
3 Apple iPhone 5	225 h	8h	3 ~ 5 h	Li-Po 1440 mAh (5.45 Wh)
4 Samsung Galaxy 5	375 h	6.45 h	2.5 ~ 4.5 h	1200 mAh
5 Nokia Lumen 1520	32 days	24 h	9 ~ 10.8h	3400mAh * ²

Motorola Droid

48 hrs

Morris Chan
chairman of TSMC
wants 1 week cell
phone battery life so
need low leakage
devices!

IEDM-2013 short course






Figure 16. Key electronic parameters for major semiconductors.

Note the improved mobility for Ge vs Si, along with the degraded bandgap (47).

- *2016: >50% SiGe → 100% Ge-FinFET at 10nm
- *2018: Nano-wire at 5nm (Si, SiGe and Ge)




Challenges at 10nm

- « Conventional » boosters efficiency
- Variability sources (metal gate) for Vmin
- Low Parasitics

Challenges at 7nm (and below)

- Integration of new Device structure (SNW)
- Electrostatic control with new channel materials (s-Ge, III-V)
- Variability sources for Vmin < 0.5V

Transistor Structure for 10nm and 7nm nodes



- Undoped channel
- Back-gate control using thin BOX capacitive coupling
- Raised S/D

- « Vertical » double gate
- Undoped or doped channel
- Multi-Fin
- Raised S/D

- Gate-All-Around
- Undoped channel
- Multi-wires
- Raised S/D

100nm Ge Thermal Surface Loss at 600C




Fig. 4. SIMS profiles of ion-implanted boron in the Ge wafer with/without an SiO_2 cap layer as a function of temperature.

Anneals appear to have caused Ge loss

Assuming repeatable anneal conditions....

Following High Temp Anneals Only:


- 700 °C loss is 33%
- 900 °C loss is 50%

Very low temperature anneal (375 °C) prior to high temp. anneal greatly mitigates Ge loss.

Following Very Low Temp Anneals (375 °C) + High Temp Anneal:

- 700 °C loss is 7%
- 900 °C loss is ~ 0%

Random RBS channel



375C then 900C anneal shows no Ge loss 900C alone shows 50% Ge loss








Figure 1. Binary phase diagram for Si-Ge. Note the continuous range of solid solutions for Si_xGe_{1-x} alloys, which form random solid solutions in a diamond cubic structure.




Borland & Konkola, IIT-2014




SRP for As-implant 1um Ge-epi wafers after RTA annealing



SRP for Sb-implant 1um Ge-epi wafers after RTA annealing




SRP for P-implant and co-implant in 1um Ge-epi wafers after 625°C RTA annealing



SRP for P-implant and co-implant in 1um Ge-epi wafers after 900°C RTA annealing

P=2E15 (625C & 900C & 950C)



Kennel, Intel, ECS Oct 2012 paper 3124

Figure 1. Binary phase diagram for Si-Ge. Note the continuous range of solid solutions for SiGe alloys, which form random solid solutions in a diamond cubic structure.

Borland & Konkola, IIT-2014

IEDM-2012 Paper 23.3: YJ Lee of NDL on “Full Low Temperature Microwave Processed Ge CMOS Achieving Diffusion-Less Junction and Ultrathin 7.5nm Ni Mono-Germanide”.




Fig. 4 The comparisons of the Rs between MWA and RTA in (100) Ge. The deep junction of P formed by RTA results in the low Rs.








Fig. 3 SIMS and SRP profiles of (a) P and (b) BF_2 at $1 \times 10^{15} \text{ cm}^{-2}$ in (100) Ge. The P distribution after MWA is identical to as-implanted, but not after RTA. All boron distribution profiles are close to as-implanted. The insets show the activated levels of P and B by SRP are $2 \times 10^{19} \text{ cm}^{-3}$ and $7.5 \times 10^{19} \text{ cm}^{-3}$.

DIFFUSION & ACTIVATION ANALYSIS




- Submelt: no modification of SIMS profile
- Melt $< 1.4 \text{ J}/\text{cm}^2$: no diffusion at $1 \times 10^{18} \text{ cm}^{-3}$
- Abruptness : from 28 to 8 nm/dec

[1] F. A. Trumbore, Elec. Soc., 205-233 (1959)



Note very good SRP result

Sb Laser Anneal shows better activation than P or As



Thareja, 2010, P, As, and Sb implant with ~40 nm junction depth






Fig. 2. Concentration profiles (SIMS and SRP) of as-implanted and laser-annealed samples.

n of
lan





Fig. 13 : Reduction in ρ_s as laser fluence is increased from 0.3 - 0.5 $J \cdot cm^{-2}$. Sb provides the lowest ρ_s

Rs results: Slot 11 (P) and Slot 13 (Sb)



- Rs decrease with laser-annealing energy.
 - Reach saturation at high energy

Rs (Ohms/sq)	Slot 11	Slot 13
Edge	741.53	538.49
No-anneal	701.77	494.59
Substrate	100.72	85.21



R_s (Ω/\square)

100000

10000

1000

100

10

100

1

1000

10000

17

Depth (A)

5E18/cm³

1E19/cm³

5E19/cm³

1E20/cm³

5E20/cm³

1E21/cm³

Bulk Sheet Resistance

Bulk Sheet Resistance

140
120
100
80
60
40
20
0

0 1000 2000 3000 4000

Depth (A)

Bulk Properties

Sheet Resistance

120
100
80
60
40
20
0

0 1000 2000 3000 4000

Depth (A)

P-SEN-5E15

Sb-SEN-5E15

P-1E16-LMA

P-1E16-RTA

Sb-1E16-RTA

P-LASSE-09

P-TSMC

Sb-Stanford

As-SEN-5E15

Sn+P-Nissin-5E15

Sb-1E16-LMA

As-1E16-RTA

P-NDL

P-LASSE-14

P-Stanford

As-Stanford

1000

17

P-TSMC

P-NDL

P-LASSE

P&As-Stanford

Sb-Stanford

1E15/cm² dose

Sb-JOB-RTA

As-JOB-RTA

P-RTA-melt

Sb-JOB-LMA

P-JOB-LMA


P-JOB-RTA

1E16/cm² dose

Sb-JOB-LMA

P-JOB-RTA

Trumble, Bell Labs, 1959




Blanket Ge-layer first then Ge-Fin etch

Growing Ge Channels Selective Ge-epi Fin

73

Ge on Si Bulk
using SRB




Currie et al., APL 1998
(MIT)

GeOI using
Wafer Bonding





C. Deguet, ECS Proceeding
2005 (LETI)

GeOI using
Enrichement




Nakaharai et al., APL 2003

Aspect Ratio Trapping
(ART)




Nayfeh et al., APL 2004
(Stanford)

IEDM-2013 short course




L. Hutin et al. IEEE EDL



M. Van Dal et al., TSMC, IEDM

200nm Ge Infusion Deposition On Photo Resist



Borland: Localized Ge-LPE by Laser Melt

Oct 2004 ECS: Ge-GCIB/Infusion ($E17/cm^2$)



June 2013 IWJT: Ge-plasma implant ($1E17/cm^2$)

Oct 2014 ECS: Ge-beamline implant ($5E16/cm^2$)

19

HF-vs-No HF Cleaning For Ge Infusion

J.O.B. Technologies (Strategic Marketing, Sales & Technology)



infusion後と550°Cアニール後ではSi層以外からの信号は検出されない。
950°Cでは、SiGe層からの信号有るが非常にプロード(濃度分布?)。

Localized>Selective Ge & SiGe Formation By Liquid Phase Epitaxy (LPE) Using Ge+B Plasma Ion Implantation And Laser Melt Annealing

IWJT June 6, 2013


JOB Technology, Micron, Innovavent, Excico, KLA-Tencor, CNSE, EAG & UCLA

Ge 3keV (~7nm) at 1E16/cm² & 1E17/cm²


B2H6 500V (~7nm) at 4E15/cm² & 4E16/cm²

Ge+B Plasma Implanted Wafers Provided by Micron
Laser Melt Annealing Provided by Innovavent & Excico


Melt Depth (A)




Excico-Therma-Wave (TW)




0.0J/cm²



1.0J/cm²





2.5J/cm²



ALP Hall Analysis of 308nm

Slot#14: Ge=1E16+B=4E15

Slot#18: **Ge=1E17**+B=4E16



Liquid Phase Epitaxy (LPE) Formation of Localized High Quality/Mobility Ge & SiGe by High Dose Ge-Implantation with Laser Melt Annealing for 10nm and 7nm Node

Oct 6, 2014 ECS Conference on SiGe & Ge Technology

John Borland^{1,2}, Michiro Sugitani³, Peter Oesterlin⁴, Walt Johnson⁵, Temel Buyuklimanli⁶, Robert Hengstebeck⁶, Ethan Kennon⁷, Kevin Jones⁷ & Abhijeet Joshi⁸

¹JOB Technologies, Aiea, Hawaii

²AIP, Honolulu, Hawaii

³**SEN**, Shinagawa, Tokyo, Japan


⁴**Innovavent**, Gottingen, Germany


⁵KLA-Tencor, Milpitas, California

⁶EAG, East Windsor, New Jersey


⁷University of Florida, Gainsville, FL

⁸Active Layer Parametrics, LA, CA





Avg. Drift Mobility



IEDM-2013 Stanford/Synopsys paper: 4%GeSn-channel for pMOS & 100%Ge-channel nMOS

with 32% Si and 6% Sn is lattice-matched to Ge and has a bandgap of 0.87eV.




Fig. 3 MOSFET fabrication process flow (a) Fin, SiGeSn SRB patterning (b) STI formation (c) Poly gate definition (d) Spacer formation and S/D recess (e) *In-situ* doped S/D epitaxial re-growth (f) Gate last high-k metal gate.







Fig. 12 Different options for tuning the channel stress: (a) Si content in NMOS S/D stressor, Sn content in PMOS S/D stressor (b) Lattice constant of the common SRB. Channel material kept invariant: GeSn (4% Sn) (PMOS) and Ge (NMOS), '7nm' design rules.

Outline

- Introduction

- Experimentation

- 70nm Ge-epi/SiGe-buffer/Si P(100) wafer
- P, Sb and Sn Implantation at 5E15/cm²
 - P=4keV, Sb=11keV & Sn=10keV
 - P, Sn+P, Sb and Sn+Sb
- 308nm Excimer Laser Annealing 0.6-1.6J/cm²

- Results

- Rs Dopant Activation
- SIMS Dopant Profiling
- XRD Strain-Ge Analysis
- Differential Hall Measurements

- Summary

Group IV in Periodic Table

Lattice Constant for Diamond Crystal Structure

⁶ C
¹⁴ Si
³² Ge
⁵⁰ Sn

3.56683Å


5.43095Å

5.64613Å

6.48920Å



$$a_{\text{Sn}} = 1.195 a_{\text{Si}}$$

$$a_{\text{Ge}} = 1.040 a_{\text{Si}}$$







Half-Wafer Sn-Implant 5E15/cm²

Full Wafer P or Sb 5E15/cm² Implant










- Rough quantification:
 - Wafer 1: 10.4 at% Sn, 89.6% Ge
 - Wafer 2: 2.5 at% Sn, 97.5% Ge
- Sn+P-SIMS, Sn=12.5% ~4.5E15/cm²
 Sn+Sb-SIMS, Sn=4.5% ~2.3E15/cm²
 Maybe due to retrograde surface with Sb co-implant!

Half-Wafer Sn-Implant 5E15/cm²



μ -uniformity mapping (μ Map)



- TWU increase with laser-annealing energy

- TWU increase with laser-annealing energy

IWJT-2015 Paper S5-2 by Nishimura of Univ of Tokyo on “Recent Progress of Junction Technology for Germanium CMOS”. In Fig.4 below they used Raman analysis to quantify implant annealing damage recovery from the P=30keV/3E15 implant in to Ge-Cz wafers. They commented that even after high temperature annealing at 850°C the Raman Ge peak did not recover to the reference Ge-Cz wafer level concluding there still remains some residual implant damage. Fig.5 shows the effects of P implant dose from 1E13/cm² to 3E15/cm² on resistivity and FWHM Raman Ge-peak with 600°C 5 min SPC (solid phase crystallization) annealing and the critical P-implant dose is <2E14/cm² to be defect free after annealing.




Fig. 4 (a) Typical Ge Raman peaks (around 300 cm^{-1}) before and after P ion implantation with a dose of $3 \times 10^{15} / \text{cm}^2$ and thermal annealing. (b) Annealing temperature dependence on crystallinity recovery of Ge. Although the annealing temperature was increased up to 850°C, still crystallinity is still worse than that of initial Ge substrate.








Fig. 5 (a) Resistivity and FWHM of Raman peak of P implanted GeOI as a function of implantation dose. Above $3 \times 10^{14} / \text{cm}^2$, FWHM of Raman peak is increased and reduction of resistivity is saturated. (b) Correlation between resistivity and FWHM of Raman peak. By solid phase diffusion with phosphorous silicate glass (PSG), further reduction of resistivity is achieved without increasing FWHM of Raman peak.


Outline


- Introduction
 - Issues with Ge n+ USJ Formation & High Dopant Activation
 - Strain-Ge High Mobility Channel Material
- Experimentation
 - 70nm Ge-epi/SiGe-buffer/Si P(100) wafer
 - P, Sb and Sn Implantation
 - 308nm Eximer Laser Annealing
- Results
 - Rs Dopant Activation
 - SIMS Dopant Profiles
 - XRD Strain-Ge Analysis
 - Differential Hall Mobility Depth Profiles
- Summary





Zaima, Nagoya U., ECS Oct 2014,
paper P7-1772
























R_s (ohms/sq)

1000000

Implant Damage Acceptor Defects?



10000


1000

100

10

- \times P Sn Sheet Resistance
- \blacktriangle P Sheet Resistance
- \blacktriangledown Sb Sn Sheet Resistance
- \blacksquare Sb Sheet Resistance

Bulk Sheet Resistance



Laser Anneal Power (J/cm^2)

$R_s (\Omega/\square)$

100000

10000

1000

100

10

100

Depth (A)

48

5E18/cm³1E19/cm³5E19/cm³1E20/cm³1E21/cm³1E15/cm² dose1E16/cm² dose

P-This work Sn+P-This work

Sb-This work

Sn+Sb-This work

P-SEN-5E15

Sb-SEN-5E15

Sn+P-Nissin-5E15

Sn+Sb-Nissin-5E15

Sb-1E16-LMA

As-1E16-RTA

P-NDL

P-LASSE-14

P-Stanford

As-Stanford

As-SEN-5E15

P-Nissin-5E15

Sb-Nissin-5E15

P-1E16-LMA

P-1E16-RTA

Sb-1E16-RTA

P-LASSE-09

P-TSMC

Sb-Stanford

Sb-RTA-melt

Sb-JOB-RTA

As-JOB-RTA


P-RTA-melt


Sb-JOB-LMA

P-JOB-LMA

P-JOB-RTA


Trumble, Bell Labs, 1959






JE2+40 (Sb implant)

Increasing
Laser Power




JB1-40 (Phos+Sn implants)




JE2-40 (Sb+Sn implants)

Increasing
Laser Power




Bulk Trends – Mobility




Layer Mobility

Layer Mobility: Sb and Sn+Sb



1.0E+04

Germanium and Si Mobility versus n and p Doping Concentration



Outline

- Introduction
- Experimentation
- Results
- Summary:
 - Laser-LPC (Liquid Phase Crystallization) critical to achieve controlled n+ USJ down to sub-10nm with high dopant activation without diffusion.
 - Best reported Ge n+ USJ activation level of $1E21/cm^3$ at 10nm is for Sb implant with laser-LPC
 - Best reported Ge n+ USJ activation level of $3-5E20/cm^3$ at 10-40nm is for P implant with laser-LPC.
 - Sn implant can be engineered to:
 - Improve Electron Mobility by 2x and uniform depth with Sb implant n+ doping
 - Is neutral to degrade Electron Mobility by 3x with P implant n+ doping.
 - Next try Sn implant for Ge p+ USJ Hole Mobility Enhancement (B, BF2, B18, In, Ga)