FinFET Doping Options at 22nm, 14/16nm and 10nm Nodes

John Ogawa Borland J.O.B. Technologies AVS-WCJUG Meeting Oct. 14, 2014

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Outline

Introduction

- Internet of Things driving Mobile Device Market (low leakage and long battery life for always "ON" devices)
- Device Roadmap Planar-bulk→bulk-FinFET→Nanowire
- 22nm Node: Bulk-FinFET
- 14/16nm Node
- 10nm Node: High mobility SiGe or Ge Fin/channel Formation
- Summary

Transistor Performance vs. Leakage



2014

Notebook PC and Ultramobile

2015

2016

2017

Smartphones

TABLET AND	MINI-TA	BLET SHI	PMENTS		
Worldwide	2012	2013	United States	2012	2012
Apple	45.6%	34.0%	Apple	46.3%	42.3%
SAMSUNG	11.4%	18.2%	SAMSUNG	6.8%	17.3%
Asus	4.7%	5.6%	Amazon.com	18.1%	11.9%
Amazon.com	7.2%	. 4.5%	Asus	6.6%	6.5%
Lenovo	1.5%	3.6%	E-Fun	0.7%	2.4%
Others	29.5%	34.2%	Others	21.6%	19.6%
Total units	144.2M	218.6M	Total units	50.1M	54.9M
SMARTPHO	NE SHIPM	IENTS			
Worldwide	2012	2013	United States	2012	2013
SAMSUNG	30.3%	31.3%	Apple	39.9%	39.1%
Apple	18.7%	15.2%	SAMSUNG	26.7%	29.6%
Haawei	4.0%	4.8%	lG	7.2%	9.4%
LG	3.6%	4.7%	ZTE	4.9%	5.0%
Lenovo	3.3%	4.5%	Kyocera	1.8%	3.4%
Others	40.1%	39.4%	Others	19.5%	13.5%
Total units	725.3M	1.0B	Total units	120.1M	136.6M

2Q14

Shipment

Volume

255.3

35.2

7.4

1.5

1.9

301.3

(intel)

Operating

System

Android

Windows

BlackBerry

Phone

Others

Total

iOS

2Q14

Market

Share

84.7%

11.7%

2.5%

0.5%

0.6%

100%

Q2/14 smartphone=301.3M units!

2Q13

Shipment

Volume

191.5

31.2

8.2

6.7

2.9

240.5

2Q13

Market

Share

79.6%

13.0%

3.4%

2.8%

1.2%

100%

2Q14/2Q1

3 Growth

33.3%

12.7%

-9.4%

-78.0%

-32.2%

25.3%

Ref: Gartner Q3'13 - CAGR: 5 years 2012-2017

Tablets

2011

+3%

2012

2013

2,000

1,500

1,000

500

0

M Units

*2014: SiGe-FinFET at 14nm *2016: Ge-FinFET at 10nm *2018: Nano-wire at 5nm (Si, SiGe and Ge)

IEDM-2013 short course

Raised S/D

10/15/2014





Raised S/D

4



Y.K. Choi et al, IEDM-2001

Asymmetric n+/p+ Poly/Gate

J.O.B. Technologies (Strategic Marketing, Sales & Technology) Borland, Moroz, Iwai, Maszara & Wang, Varian/Synopsys/TIT/AMD/TSMC, Solid State Technology, June 2003 ⁵

FinFET Doping Options

3-D FinFET require some form of S/D extension doping under the side wall spacer for gate overlap control. Two basic method of doping are either:

•Direct junction doping by implantation with or without diffusion using:

1)Beam-line tilted implantation for electrical conformal doping (JOB reported and Intel doing for 22nm FinFET)

2)Plasma implantation for chemical conformal doping (IMEC reported not conformal)

3)Plasma deposition followed by tilted beam-line knock-on doping (SEN reported)

•Deposited doped layer requiring lateral dopant diffusion using:

1)Plasma deposition doping and diffusion (IMEC reported, limited by dopant solid solubility)

2)Doped epi deposition and diffusion (IBM reported, limited by dopant solid solubility)3)Monolayer deposition and diffusion (Sematech/CNSE reported poor dopant solid solubility limited)

The problem with lateral dopant diffusion in crystalline-Si is the dopant activation level which will be limited by dopant solid solubility in silicon and therefore the peak annealing temperature. However, higher dopant activation can be realized at low temperatures if the junction is amorphous and recrystalized by using SPE (solid phase epitaxy) recrystalization of the junction as also shown in the data by Intel. Using LPE (liquid phase epitaxy) recrystalization or liquid phase dopant diffusion will result in the Highest Dopant Activation Efficiency as I reported EU-PVSEC-2012 by using laser-melt annealing. This is why monolayer doping and deposition doping will not be as good as implanted junctions provided the Right/Optimum implant condition is used. This means Hydrogen surface passivation for high enough retained dose and controlled amorphous junction depth <10nm.

Outline

- Introduction
- 22nm Node: Bulk-FinFET
 - Intel's HP-logic FinFET, SRAM-FinFET and SOC-FinFET
- 14/16nm Node
- 10nm Node: High mobility SiGe or Ge Fin/channel Formation
- Summary

22nm Design Rules

l

Layer	Diele	ctric Pitch (nm)	Thick (nm)	Aspect Ratio
Isolation		60	100	
		CONTRACT IN		
	Stand B. M.	and the second	a may	the second second
-	-		_	and the second
			1	
	1	1 5	1	
	ST.	gate contact	Not	e p+SiGe SEG not
	- Conne	A REAL PROPERTY AND	mer ner	ged!
Note n+ SEG no	t visible!	N NS/	D contact	a 1960
		J		
	NUUU	Bocc	2 6 6 F	
No	n+SEG?	Sigubstrate	P+SEG	Dick James
8-1-	ins	substrate	7-Fins	April 2012



Dick James, X-TEM, Chipworks, April, 2012

Intel 22-nm nMOS Epi or Not? To understand Intel's 22nm FinFET process details you must know what they did for 32nm planar!

9

Intel IEDM-2012 paper 3.1 on 22nm Tri-gate SoC Technology

device and reliability targets, and is fabricated with an <u>overall</u> process sequence similar to the 32nm planar SoC technology, with the exception of the addition of fin-related diffusion fabrication [3].

transistor pitch scaling. High Ge-embedded epitaxial SiGe technology is used for PMOS, raised S/D technology is used in NMOS, and fifth-generation strained silicon technology is used to provide compressive and tensile stress on P-ch and N-

<u>Like for 32nm planar</u>
-pMOS: SDE-implant, S/D recess etch then eSiGe
-nMOS: SDE-implant, S/D -implant + amorphous Stacking Fault stressor and raised S/D epi



Elements Analysis for CMOSFET



Meiji Univ. July -2012, Intel 32nm Planar

Meiji University

Meiji University

Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering

Jack Kavalieros, Brian Doyle, Suman Datta, Gilbert Dewey, Mark Doczy, Ben Jin, Dan Lionberger, Matthew Metz, Willy Rachmady, Marko Radosavljevic, Uday Shah, Nancy Zelick and Robert Chau

Components Research, Technology and Manufacturing Group, Intel Corporation, Mail Stop RA3-252, 5200 NE Elam Young Parkway, Hillsboro, OR 97124, USA Email : Robert.S.Chau@Intel.com

VLSI Sym 2006

TriGate FIN patterning is achieved using a reactive ion etching process, optimized to achieve highly vertical sidewall profiles for

FIN. Following tip-extension implant and spacer formation we introduce selective silicon (NMOS) and embedded SiGe (PMOS) epitaxy for raised source/drains. Tensile strained nitride layers patterned over NMOS transistors are also investigated to enhance electron mobility [5].

The near mid-gap workfunction allows us to set the V_T of the TriGate devices with a significantly lower dopant concentration (1017cm-3) in the channel as compared to the planar bulk Si technology. This in turn enables stronger gate coupling, improved channel mobility and volume

J.O.B. T Marketir

For PMOS Trigates we introduce in-situ boron doped SiGe raised Technol source/drains as illustrated in x and y direction cross-sections of Figs.

Dual Epitaxial Raised S/D



Intel, VLSI-2006

Chipworks Teardown of Intel 22nm pMOS FinFET

32nm



- 10-nm thin sample
- Shows the complex sequence of depositions in the gate stack

















Dick James, Chipworks, Semicon/West 2013 WCJUG meeting



Comparison of Junctionless and Conventional Trigate Transistors With L_g Down to 26 nm

R. Rios, A. Cappellani, M. Armstrong, A. Budrevich, H. Gomez, R. Pai, N. Rahhal-orabi, and K. Kuhn

20 nm

Two JAM channel dopings were fabricated, low doped (LD JAM) and high doped (HD JAM), with P doses of 1.5×10^{13} and 6×10^{13} cm⁻², respectively. IM received a B dose of 2.5×10^{13} cm⁻². Dopants were activated using 950 °C/spike anneal before gate formation. The S/D areas were formed by Si etch and EPI Si deposition, reaching a P concentration of 3×10^{21} cm⁻³. S/D extensions were done with 45° As implants at 3.5 keV and 1.6×10^{15} cm⁻² for all cases. For JAM, the



J.O.B. Technologies (Strategic Marketing, Sales & Technology)



Fig. 1. Schematic of the fabricated trigate on SOI.



J.O.B. Technologies (Strategic Marketing, Sales & Technology) Dick James, X-TEM, Chipworks, April, 2012

Revolutional Progress of Silicon Technologies Exhibiting Very High Speed Performance Over a 50-GHz Clock Rate

Tadahiro Ohmi, Fellow, IEEE, Akinobu Teramoto, Member, IEEE, Rihito Kuroda, Student Member, IEEE, and Naoto Miyamoto, Member, IEEE



My Sony contact in July 2012 said 8 degree Fin slope for (551) plane reported by Tokoku Univ in 6/2007! pMOSFET transistors that are fabricated on silicon (551) surface along the $\langle 110 \rangle$ direction exhibit excellent current drivability that is completely similar to that of nMOSFET transistors on silicon (100) surface, leading to the realization of a balanced CMOS where the nMOSFET and pMOSFET transistors exhibit the same current drivability with the same effective device dimension [11]. Here, the silicon (551) surface is 8° off from the silicon (110) surface; it is very hard to be roughened even by alkali solutions [12], while the silicon (110) surface is very easily roughened. Ohmi, Tokoku Univ, SSDM-2013



Fig.2 Cross sections of MuGFETs across transistor width direction for Si(100) substrate, <011> channel direction, (a) with (110) oriented facet surface and (b) with (551) oriented facet surface. (c) Schematic illustration of the (551) orientated facet Si surface.

Intel 22 nm SoC Source/Drains

Modified epi compared with Xeon device – shorter cycles? Arsenic implant SDE causes amorphization of



Fin so SPE forms Stacking Fault₁Stressor?



chipworks

patent knowledge • technology expertise • market understanding

CHIPWORKS CONFIDENTIAL All content @ 2013, Chipworks Inc. All rights reserved.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Dick James, Chipworks, Semicon/West 2014 discussions

20

June 30th IIT-2014 was Intel Paper IIT 2014. Por **Proof of Concept: TEM** SITE (A) immediately after room temperature implant, (B) after room temperature implant and a spike anneal (~1 (C) after heated implant alone (no anneal). Platen/substrate Implant: As, 3 keV, ~2E15/cm2

My claims validated, **Intel** 22nm FinFET uses 45 degree high tilt amorphizing As-implant for SDE as I have said for past 2 years with excellent conformal electrical doping as I first reported at Insights 2009 5 years ago! During Q&A I suggested they try shallow amorphous implant with 1keV As to avoid HOT implant.

High Tilt p+ & n+ Molecular Implantation For 3-D Structures: Retained Chemical Dose Versus Electrical Activation Limited Conformal Doping

John Ogawa Borland J.O.B. Technologies, Aiea, Hawaii

&

Masayasu Tanjyo, Tsutomu Nagayama and Nariaki Hamamoto Nissin Ion Equipment, Kyoto, Japan INSIGHTS 2009 April 28, 2009

J.O.B. Technologies (Strategic Marketing, Sales & Technology) Any deposition doping requires lateral diffusion which will be limited by dopant solid solubility activation unless amorphous SPE or LPE as shown by Intel.





23

IWJT-2011 paper S8-2 by Vandervorst of IMEC was very interesting because independently his presentation validated mine with the same message! Electrical dopant conformality and not chemical conformality is most important for 3-D Fin structure doping. IMEC used SIMS for chemical dopant and SSRM for electrical dopant analysis and concluded that at 45 degree tilt chemical conformality was only 36% but electrical conformality was 78% due to dopant solid solubility as determined by the 2-D SSRM image of the Fin in Fig.9 and Table1! This was exactly my Insights-2009 message. He showed that 65 degree tilt was needed 40nm fin - 45° tilted implant for 100% electrical conformal doping.





Figure 9: 2D-SSRM map of active carrier concentration of BF_2 implanted at 45° and 10°

Figure 10: SSRM vs. SIMS (45° implant). SSRM profile is calculated from figure 10. ([8] for the procedure)



B, B18, B36, As, As4, P & P4 Retained Dose



26

Outline

- Introduction
- 22nm Node: Bulk-FinFET
- 14/16nm Node
 - Intel's SOC bulk-FinFET
 - IBM/GF/Samsung/ST Alliance bulk & SOI FinFET comparison
 - TSMC bulk-FinFET
 - Doping & Annealing Issues to Reduce USJ Variability
- 10nm Node: High mobility SiGe or Ge Fin/channel Formation
- Summary

Intel can still use Bi-mode up to 41 degree tilt implant!



J.O.B. Technologies (Strategic Marketing, Sales & Technology) (intel

Key Points on IBM 22nm Node Technology at IEDM-2012, Will 14nm FinFET Be Similar?

- IBM IEDM-2012
 - 22nm PD-SOI 1st successful use of eSiC+P recess etch raised S/D epi in production at Csub~1.5% for 340MPa tensile channel strain (while Intel's SF-stressor is up to 1GPa!)
 - IBM simulations show eSiGe bulk-Fin only 1-2% better than SOI-Fin but IMEC, Synopsys and Samsung papers strongly disagree!



VLSI Sym 2014 Paper 2.2: Seo of IBM/Samsung/ST/GF on "A 10nm Platform Technology for Low Power and High Performance Application Featuring FINFET Devices with Multi Work function Gate Stack on Bulk and SOI". Finally reported good bulk-FinFET comparison to SOI-FinFET in fact the bulk FinFET pFET was better than the SOI-FinFET.



Fig. 4 Schematics and TEM of (a) SOI-fin and (b) Bulk-fin with punch-through stopper junction.



Fig. 8 Long channel electron and hole mobility of (a) Bulk and (b) SOI FINFET.

They used embedded p+SiGe S/D for pMOS and embedded n+Si-epi S/D for nMOS. For SOI-FinFET electron mobility is higher than hole mobility by 0.58x but for bulk-FinFET in Fig.8a electron and hole mobilities are nearly the same and the hole mobility in bulk is 11% higher than in SOI even though the bulk-FinFET must use channel doping which degrades mobility, bulk eSiGe stress is 10% higher than SOI-FinFET (Fig.9). SOI electron mobility is 43% higher. If they use SF-stressor for n+S/D bulk nFinFET will have higher electron mobility than SOI too.



Fig. 9 Effective channel stress at short channel PFET as a function of fin recess. Deeper fin recess in bulk allows larger stress at channel.



K. L. Saenger, a K. E. Fogel, J. A. Ott, and D. K. Sadana, Research Division, IBM Semiconductor Research and Development Center, T. J. Watson Research Center JOURNAL OF APPLIED PHYSICS 101, 104908 2007

Oct 2011 I discussed SF stressor for FinFETs and Saenger told me amorphous SF stressor should work with FinFET!

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

22nm Node n+ SiC Stressor Using Deep PAI+C₇H₇+P₄ With Laser Annealing

IEEE/RTP-2009

John Borland¹, Masayasu Tanjyo², Nariaki Hamamoto², Tsutomu Nagayama², Shankar Muthukrishnan³, Jeremy Zelenko³, Iad Mirshad⁴, Walt Johnson⁴, Temel Buyuklimanli⁵, David Susnitsky⁵, Hiroshi Itokawa⁶, Ichiro Mizushima⁶ and Kyoichi Suguro⁶

J.O.B. Technologies, Aiea, HI
 Nissin Ion Equipment, Kyoto, Japan
 Applied Materials, Sunnyvale, CA
 KLA-Tencor, San Jose, CA
 EAG, Sunnyvale, CA
 Toshiba Corporation, Yokohama, Japan

C/C7+P4, Ge-PAI+C/C7+P4, Xe-PAI+C/C7+P4, Sb-PAI+C/C7+P4

. 6		5
	No anneal	
	1175C	
	1225C	
	1275C	
	1325C	
	No anneal	



22/20nm FinFET CMOS

Will TSMC also use 20nm process doping and stressor method for 16nm FinFET too?

CC Wu, TSMC, IEDM-2010, paper 27.1



Figure 1. TEM Cross-section showing vertical fin sidewall in the area of interest.



Figure 4. Stress-memorization-technique + optimized N^+ S/D ion-implantation provides 8% I_{on} - I_{off} gain for the NFET.

TSMC 20nm Node nMOS Stressor?



TSMC 20nm Node:



TSMC, US Patent #8,674,453 B², 3/18/14

D. James, Chipworks, Oct 2014



Is SF-stressor+eSiCP epi stressor better?

Intel 32nm



Intel Reported Implant Variability Effects at IIT-2014 on nMOS-FinFET



Fig. 3: SIMS profiles of 3.5 keV arsenic implanted at 30 degree incidence to wafer surface/fin top surface into fins nominally \sim 35 nm tall with \sim 42 nm pitch at room temperature and at 450 degrees.



Fig. 6: Kelvin contact resistance for representative wafers at room temperature, 450 deg C at 12 mA beam current, and 450 deg C at 2 mA beam current



Fig. 5a: Trigate NMOS linear drive current plotted versus off state source-todrain leakage for representative wafers at room temperature, 450 deg C at 12 mA beam current, and 450 deg C at 2 mA beam current



Fig. 5b: Trigate NMOS saturated drive current plotted versus off state sourceto-drain leakage for representative wafers at room temperature, 450 deg C at 12 mA beam current, and 450 deg C at 2 mA beam current



S G D Front direction

ntype 3.75e+19 3e+19 2e+19 1e+19 .37e+13



FIGURE 8. N type profile by tilted beam implantations (with color map using a linear scale) (a) without additional fin implantation (b) with additional fin implantation

FIGURE 2. Tilted beam implantations for the fin from the front and back directions



FIGURE 6. N type profile after all fin implantations and S/D implantation (with color map using a logarithmic scale) (a) before annealing (b) after annealing

Simulation of 3D FinFET Doping Profiles by Ion Implantation

Liping Wang¹, Andrew R. Brown², Binjie Cheng¹ and Asen Asenov^{1,2}

¹⁾ School of Engineering, University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow, UK G12 8LT ²⁾ Gold Standard Simulations Ltd. Rankine Building, Oakfield Avenue, Glasgow, UK G12 8LT

Reducing Variability Still Critical For FinFET So What

Are The Sources For USJ Variability?

Improvement of incident angle variation



Kenji Yoneda et al.

IWJT 2002 Paper No. S2-3 Angle shadowing causes the vertical left to right asymmetry but the horizontal bottom asymmetry is caused by asymmetry in the spot beam size! So Suguro says ISO-SCAN needed (Aug 2004 he told me he sees asymmetrical dumbbell spot beam)

J.O.B. Technology (Strategic Marketing, Sales & Technology)

TOSHIBA

Implanter Unique Non-Uniformity Signatures Due To Localized Tilt Angle/Dose Variation!



Without Spike/RTA, msec Annealing Uniformity Signature Is Critical Spike/RTA: no lamps Flash Anneal

1050 HTSP





Spike/RTA: lamps



Borland et al., IWJT-2007



ACCENT

Laser Anneal

Macro-mapping + Mi

Sipher

_ 🗆 ×



Example: Macro-map of 300mm blanket wafer showing non-uniformity from laser anneal Micro-mapping



Micro-map showing close-up of striping caused by overlap region

Spatial Fingerprinting residual damage from wafer-scale to device scale

Outline

- Introduction
- 22nm Node: Bulk-FinFET
- 14/16nm Node
- 10nm Node: High mobility SiGe or Ge Fin/channel Formation
 - Selective Ge-epi Fin, blanket Ge-epi, Ge-condensation, aGe-LPE (implant, plasma or GCIB)
 - Ge p+ and n+ USJ formation and junction leakage issues
- Summary

Opportunity Window for Non-Si Channel



- Any new technology has to last at least 2 nodes
- SiGe channel is easier to manufacture
- High Ge content SiGe or even pure Ge to follow
- III-V materials have a narrow opportunity window





Ge/InP

Figure 5. Cross-sectional TEM images, recorded along the (004) beam direction, of a sample where InP is grown in Shallow Trench Isolation (STI) structures by MOVPE. Trench widths are 80nm and 150nm for (a,c) and (b,d), respectively. Scale bars: (a,b) 500nm, (c,d) 100nm.

IMEC, ECS Oct 2012

Sadana of IBM gave the plenary talk "Doping Options for Dynamically Changing CMOS Landscape". His message for the 7nm node is that there are many issues with doping of III-V high mobility material making the reality of III-V for nMOS very difficult or unlikely.

IIT-2014

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Group IV vs III-V: Combination Champion



Mole fraction (Germanium or Gallium) Moroz, Synopsys, May 2014 ECS Conf.

- Only Si, low Ge SiGe, and GaAs can match LP spec
- InGaAs with 10% In has competitive performance, but is too sensitive to In content
- This would bring severe variability
- So, silicon looks the best...
- SiGe with low Ge % can be used for stress engineering

© 2014 Synopsys. All rights reserved. 29 7nm NMOS FinFET SynOPsys Accelerating J.O.B. Technologies (Strategi Marketing, Sales & Technology) Bohr, Intel said 9/18: Ge leading candidate for pMOS but for nMOS very low leakage problem due to BTBT for both Ge and III-V!

Common SRB Epi for NMOS & PMOS







7nm Stress Engineering: SRB + S/D Epi





Boron Activation in Si & Ge



Borland & Konkola, IIT-2014



Germanium MOSFETs

	Ģe	Si
μ _n (cm²∕Vs)	3900 🔶	- 1500
μ _p (cm²∕Vs)	1900 🗲	450
Eg (eV)	0.66	1.12

Rosenberg et al. EDL 9, 639 (1988), <u>Shang</u> et al. IEDM(2002), Chui et al. IEDM (2002), <u>Ba</u>i et al. VLSI (2003)



Chen Guba Baneriee, et al. TED 2004

- Bulk Ge has higher electron (2.5x) and hole (4x) mobility than Si, and can potentially lead to faster MOSFETs and more balanced N vs. PMOSFETs.
- Native oxide on Ge surface is not stable; GeO₂ water soluble, GeO volatile at low T. Deposited high-k gate dielectrics promising
- Ge substrates brittle, lower thermal conductivity (0.6W/cm-K vs. 1.5 for Si)— Ge-on-Si
- Smaller Ge bandgap than Si broadens absorption spectrum; optoelectronic integration on CMOS?
- Performance much worse than expected, especially for NMOSFETs, probably because of poor interface between Ge and high-k gate dielectric, as well as poor dopant activation and interface between metal- source/drain
- Higher junction leakage in Ge, especially at high T
- Higher dielectric constant in Ge leads to worse electrostatics (DIBL, SS)



Borland & Konkola, IIT-2014

J.O.B. Technologies (Strategic Marketing, Sales & Technology)



GCIB doping (n+Si-cap S/D doping)

nMOS Ge-channel formation using replacement gate process flow



Borland et al., SST July 2005 & US Patent #7,259,036 Aug 22, 2007 *Room Temperature Processing : PR compatible*

200nm Ge Infusion Deposition On Photo Resist



Borland et al., ECS Oct 2004



nMOS n+ Si-S/D

GCIB Ge-Doping/Deposition (Solid Phase Epitaxy)

Medium Dose Increase Bss, High Dose Dose Controlled Deposition (DCD)



th (angstroms)

Ge-Infusion: Dose Controlled Deposition (DCD)





epion



Borland et al., ECS Oct 2004

54

0.8

Composition (Si(1-x)Gex)

0.2

600

Depth (angstroms)

Localized/Selective Ge & SiGe Formation By Liquid Phase Epitaxy (LPE) Using Ge+B Plasma Ion Implantation And Laser Melt Anealing

IWJT June 6, 2013

JOB Technology, Micron, Innovavent, Excico, KLA-Tencor, CNSE, EAG & UCLA

Ge 3keV at 1E16/cm2 (Ge=20%) & 1E17/cm2 (Ge=55%) B2H6 500V at 4E15/cm2 & 4E16/cm2

Ge+B Plasma Implanted Wafers Provided by Micron Laser Melt Annealing Provided by Innovavent & Excico

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Why is Plasma Ge=1E17/cm2 only 55% Ge while Ge=1E16/cm2 20% Ge?







Liquid Phase Epitaxy (LPE) Formation of Localized High Quality/Mobility Ge & SiGe by High Dose Ge-Implantation with Laser Melt Annealing for 10nm and 7nm Node Oct 6, 2014 ECS Conference on SiGe & Ge Technology

John Borland^{1,2}, Michiro Sugitani³, Peter Oesterlin⁴, Walt Johnson⁵, Temel Buyuklimanli⁶, Robert Hengstebeck⁶, Ethan Kennon⁷, Kevin Jones⁷ & Abhijeet Joshi⁸

¹JOB Technologies, Aiea, Hawaii
²AIP, Honolulu, Hawaii
³SEN, Shinagawa, Tokyo, Japan
⁴Innovavent, Gottingen, Germany
⁵KLA-Tencor, Milpitas, California
⁶EAG, East Windsor, New Jersey
⁷University of Florida, Gainsville, FL
⁸Active Layer Parametrics, LA, CA

JOB Sample 3 Si Sb+Ge 3E15 5E16 No Anneal (Sb, Ge)



X-TEM For Ge+Sb 3E13 & 3E15





Si-Photonics paper K-1-1 on "Ge Active Photonic Devices on Si for Optical Interconnects" was a invited review paper so no new data only a review. In Fig.2 below he showed a 800°C Ge-Epi post anneal can reduce TDD from 10^{9} /cm² to $<10^{7}$ /cm². Fig.4 shows the Si-cap for n+ doping of the PIN.



Fig. 2 Typical cross-sectional transmission electron microscope images for (a) as-grown Ge (600° C) and (b) annealed Ge (800° C).





Fig. 4 (a) Schematic structure of Ge pin diode on Si and (b) typical *I-V* curves.

Univ of Tokyo, SSDM-2013

Fig. 3 A typical scanning electron microscope images for Ge selectively grown on an SOI layer.





Fig. 4.3 Cross-sectional TEM images of as-fabricated photodiodes using (a) as-grown Ge and (b) annealed Ge.

IWJT-2014 Paper S1-02: Wang of Excico on "Laser Thermal Annealing: A low thermal budget solution for advanced structures and new materials". In his presentation material he showed an interesting slide of a Ge-Fin structure after Ge-epi it had large epi Fin defects but after laser melt annealing the Ge-Fin showed no defects.

LTA enables defects annealing of Ge trenches on Si



GCIB doping (n+Si-cap S/D doping)

nMOS Ge-channel formation using replacement gate process flow Ge-infusion doping Dielectric Spacer n+ Si-S/D Ge-channel Bulk Si-wafer Borland et al., SST July 2005 & US Patent #7,259,036 Aug 22, 2007 nMOS Ge-Fin/channel nMOS n+ Si-S/D **Si-SEG Borland proposal March 2012** n+S/DGe or SiGe Ge Oxide Oxide Oxide or SiGe **Bulk Si-wafer**

• Introduction

• 22nm Node:

- 14/16nm Node:
- 10nm Node:
- Summary
 - High tilt 35-45 degrees bi-mode or quad-mode implantation will continue to be used for FinFET SDE & S/D doping for 14nm, 10nm and 7nm node.
 - Amorphous implantation of the Fin is Good as it leads to highest dopant activation and stacking fault stressor formation.
 - Ge or SiGe-FinFET at 10nm or 7nm node will require Ge-epi first approach for low defects by CVD or LPE and mesa etch sidewalls.
 - Low Ge-Fin n+ junction leakage will require <625C activation, Si-capping layer or mesa etch sidewalls.
 - Implant damage also creates acceptors so amorphization is preferred for p+ & n+ junctions in Ge
 - Laser melt annealing best for localized shallow n+ USJ.