



ion beam services
the total ion implantation solution

A Review of IBS-related Papers at IIT12

*Michael Current: Current Scientific
(Frank Torregrossa: IBS)*

- 1. PIII process for finFets, FDSOI, nano-wires*
- 2. PIII for USJ in InGaAs*
- 3. Formation of Si nano-crystals for EEPROM*
- 4. PIII gettering for poly-Si PV cells*

<http://www.ion-beam-services.com/>



IIT12

Junction Technology Group
SemiconWest-12 July 12,2012

IBS co-authored Papers at IIT12

9:00 I8 Residual structural defects in highly activated implanted USJs by advanced processes: millisecond annealing and plasma implants

F. Cristiano¹, Z. Essa^{1,2}, Y. Qiu^{1,3}, Y. Spiegel⁴, F. Torregrosa⁴, P. Boulenc², C. Tavernier², O. Cojocaru⁵, D. Blavette⁶, D. Mangelinck⁷, and P. F. Fazzini⁸

¹CNRS-LAAS, University of Toulouse, France, ²STMicroelectronics, France, ³CEMES-CNRS, France, ⁴IBS, France, ⁵Max-Planck-Institut für Eisenforschung, Germany; ⁶GPM-UMR-CNRS, Université de Rouen, France; ⁷Université Paul Cézanne, France; ⁸LPCNO-INSA, France



O16 Fabrication of Si nanocrystals in thin SiO₂ layers by Plasma Immersion Ion Implantation followed by RTA, application to flash memories

Y. Spiegel¹, C. Bonafo², A. Slaoui³, F. Torregrosa¹, J. Groenen², S. Bhabani³, G. Ben-Assayag², and P. Normand⁴

¹IBS, France, ²CEMES-CNRS, France, ³InESS, France, ⁴IMEL/NCSR, Greece



O17 Low cost purification of multicrystalline silicon by Plasma Immersion Ion Implantation (PIII)

El Amin Kouadri Boudjelthia¹, Hasnaa Etienne², Thomas Michel², Marie-France Barthe¹, Caroline Andreazza³, Roland Benoit³, Gabrielle Regula⁴, and Esidor Ntsoenzok¹

¹CEMHTI, France, ²IBS, France, ³CRMD, France, ⁴IM2NP, France

O47 BF₃ PIII modeling: implantation, amorphization and diffusion

Z. Essa^{1,2}, F. Cristiano², Y. Spigel³, P. Boulenc¹, M. Quillec⁴, N. Taleb⁴, A. Burenkov⁵, M. Hackenberg⁵, E. Bedel-Pereira², V. Mortet², F. Torregrosa³, and C. Tavernier¹

¹STMicroelectronics France, ²LAAS-CNRS France, ³IBS, France, ⁴Probion Analysis, France, ⁵Fraunhofer IISB Germany



O57 Plasma immersion ion implantation for sub 22nm node devices: FD-SOI and Trigate Nano-wire

J. Duchaine², F. Milési¹, S. Barraud¹, F. Gonzatti¹, S. Reboh¹, F. Mazen¹, and, F. Torregrosa²

¹CEA-LETI, France, ²Ion Beam Services, France

P1-16 Simulation of BF₃ Plasma Immersion Ion Implantation into Silicon

A. Burenkov¹, A. Hahn¹, Y. Spiegel², H. Etienne², and F. Torregrosa²

¹Fraunhofer Institute for Integrated Systems and Device Technology, Germany, ²Ion Beam Services, France



P2-30 Application of Plasma Immersion Ion Implantation for next generation devices: FinFet and III-V channel CMOS

F. Torregrosa¹, Wei-Yip Loh², Y. Spiegel¹, Chris Hobbs², H. Etienne¹, Richard Hill², Wei-e Wang², and Paul Kirsch²

¹IBS, France, ²SEMATECH, U.S.A.



Junction Technology Group
SemiconWest-12 July 12,2012



IBS, Ion Beam Services


25 years of Ion Implant Expertise

- **Created in 1987, HQ in France**

- Subsidiaries in UK, SG
 - Worldwide Offices and sales reps

- **3 Business Units**

- Doping & Components
 - Equipment & Services
 - PULSION



IMC-200/400 Ion Implanter




Junction Technology Group
SemiconWest-12 July 12,2012



IMC-200/400 : Easy to Use

- **Intuitive and easy to use interface**

- Touchscreen, mouse or keyboard
- Live error reports
- Maintenance routines
- Datalogging, mass spectrum, interlocks, ...



IMC-200/400 : Easy to Maintain

- **Simple design, easy troubleshooting**
 - Minimum cabling (networked communication)
 - Self-diagnosis electronics
 - Manufacturing documentation provided
- ***Very little dependence on IBS for spare parts !!***
 - Electronics/Electrical parts available at any electronics dealer
 - Parts available for 15+ years, with ascending compatibility
 - Widely used PLC & electronics package
- **Direct modem support for fast assessments**
 - Remote troubleshooting
 - Uploads/Downloads/Updates



PULSION® configurations


PULSION nano	PULSION Auto-loading	PULSION HP Auto-loading
 		
Manual loading 1 chamber	Auto loading 1-2 chambers	Auto loading 1-4 chambers
Labs	Device qualification	Production



Junction Technology Group
SemiconWest-12 July 12, 2012



PULSION® : Plasma Immersion Ion Implantation



PULSION® Versatile low-flow configuration, 0-30 kV standard (40kV option)



Junction Technology Group
SemiconWest-12 July 12,2012



Pulsion PIII: High Throughputs


Low-cost, low-footprint tool for high-dose ($>5\text{e}14$) and low-energy (<30 kV) process.

Dopants: (B, As, P, etc.)

- Enhanced silicide contact Rc.
- Raised SD epi doping
- Shallow junctions
- PV cell doping
- Trench and fin doping

Non-dopants: (Ge, Si, N, F, S, Al, etc.)

- Amorphization for laser anneals, stain, etc.
- High-k dielectric V_{th} tuning
- Silicide phase stabilization
- Stress memorization
- PR “freezing” for dual-litho
- Si-nano crystals for EEPROM cells



Plasma Immersion Ion Implantation For Sub 22nm Node Devices: FD-SOI and Trigate Nano-Wire

J.Duchaine*, F. Milési[†], R. Coquant[‡], S.Barraud[†], F. Gonzatti[†], S. Reboh[†], F. Mazen[†], F.Torregrosa*

[†] CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 GRENOBLE Cedex 9, France

^{*} IBS, ZI Peynier- Rousset, Avenue Gaston Imbert prolongée, 13 790 Peynier, France


[‡] STMicroelectronics, 850, rue J. Monnet, 38926 Crolles, France



Junction Technology Group
SemiconWest-12 July 12,2012



Fully-Depleted Channels






leti
innovation
for industry

Junction Technology Group
SemiconWest-12 July 12,2012



Planar FD-SOI: Direct transfer to PIII

Direct, non-optomized, transfer of SD implant
for SDC and SDE matches beamline.



Isat as function of ΔV_t
for differents Lg & W=10 μm



leti
innovation
for industry






Junction Technology Group
SemiconWest-12 July 12,2012



Tri-Gate finFET

Excellent CMOS transistor characteristics.

PIII give improves Ion; +11% for nMOS, +18% for pMOS
Low contact resistance, conformal fin doping.



leti
innovation
for industry

Junction Technology Group
SemiconWest-12 July 12,2012




PIII AsH₃ Doping of FinFETs

Pulsion PIII provides good sidewall doping.

Cap during anneal inhibits As outdiffusion.

Post anneal doping nearly uniform
(conformal) in depth by poly-SIMS.



APPLICATION OF PLASMA IMMERSION ION IMPLANTATION FOR NEXT GENERATION DEVICES FINFET AND III-V CHANNEL CMOS

F. Torregrosa (1), Wei-Yip Loh (2), Y. Spiegel (1), Chris Hobbs (2) H. Etienne (1), Richard Hill (2), Wei-e Wang (2), Paul Kirsch (2)

(1) IBS, Rue G Imbert Prolongée, ZI Peynier-Rousset, 13790 Peynier, France

(2) SEMATECH, 257 Fuller Road # 1 Albany, NY 12203, USA



Junction Technology Group
SemiconWest-12 July 12,2012

PIII for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Doping

Pulsion PIII process provides high-activation, shallow junction Si doping of InGaAs.






Figure of merit for junction doping in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$. Si plasma doping results in significantly shallower junction depth and higher dopant incorporation compared to ion-implantation and in-situ doping technique. Green lines shows the focus of in-situ doping of Si during InGaAs epi deposition.

Process Steps for III-V Samples

- 200nm InGaAs on semi-insulating InP
- Pulsion Implant
 - Si plasma doping
 - SIMs for samples without Anneal
- Cap deposition
- RTA Soak Anneal
 - 500 – 800°C, 30s
- Cap
 - DHF (1:100), 5mins
- Physical Analysis



SIMS profile of Si in InGaAs introduced via Si plasma doping and conventional ion-implantation. Si plasma doping results in very steep abrupt profile with low background doping compared to ion-implantation.



Junction Technology Group
SemiconWest-12 July 12,2012



Formation of Si nano-crystals for FLASH

Fabrication Of Si Nanocrystals In Thin SiO₂ Layers By Plasma Immersion Ion Implantation Followed By Thermal Annealing

Y. Spiegel¹, C. Bonafos², A. Slaoui³, F. Torregrosa¹, J. Groenen², S. Bhabani³,
G. BenAssayag², and P. Normand⁴

¹IBS, France,

²CEMES-CNRS, France,

³InESS, France,

⁴IMEL/NCSR, Greece




Junction Technology Group
SemiconWest-12 July 12,2012

Nano-Si Floating Gates

Replace solid poly-Si floating EEPROM gate with *distributed* layer of Si nano-crystals.

Process needs (1) High Si^+ dose (2) low energy.

Ideal for Pulsion use.




- **Thin layers:** 5-10 nm
- **Ultra Low Energy:** 0.5-5 keV
- **Dose :** 5×10^{15} - 2×10^{16} ions/cm² → About 10 at.%
- **High temperature annealing** (conventionnal N_2 or RTA) → phase separation



Process Optimization

- Si implantation with SiF_4 / SiH_4 / H_2 mixtures
- In Situ Mass spectrometry analysis




Targets

- Maximization of Si/F ratio
- Minimization of H_2 and HF

Implantation conditions





Gas	SiF_4 / SiH_4 / H_2 mixtures
Pressure	5^{E-4} to 1^{E-2} mBar
Gas flow	2 to 10 sccm
Aceleration voltage	0.5 to 5 kV
Dose	$1\text{E}16$ to $7\text{E}16$ at/ cm^2

Tuning oxide thickness to locate Si NCs near channel



Single memory cells for EEPROM-like applications

Excellent read/write and data retention characteristics.



- Long time extrapolation: 10 years retention at 85°C, 0.42V (RT, 0.6V)



Low cost purification of multicrystalline silicon by Plasma Immersion Ion Implantation (PIII)


**E. A. Kouadri Boudjelthia, E. Ntsoenzok, G. Regula,
R. Benoit, H. Etienne, M. Thomas, M. F. Barthe.**

Monocrystalline silicon

- Good quality
- Efficiency: 15-25%
- Expensive

Multicrystalline silicon

- Less expensive
- Intermediate quality
- Efficiency: 12-20%



Im2np





Junction Technology Group
SemiconWest-12 July 12,2012

PV Poly-Si is full of Metals

Multi-crystalline Si PV cells have high metal content.

High metal content kills carrier lifetime and limits PV efficiency.

How to reduce metal levels (raise mc-Si efficiency) at modest cost ?



A.A. Istratov et al./ Materials Science and Engineering B 134 (2006) 282-286



Im2np



Junction Technology Group
SemiconWest-12 July 12,2012





Hydrogen Implants for Voids

TEM



Implantation: PIII
20kV, 5×10^{16} H/cm²

Distributed voids



Implantation: Beamline
20keV, 5×10^{16} H/cm²

Delamination of Si



Im2np



Junction Technology Group
SemiconWest-12 July 12,2012



Metals are Gettered to Voids

Annealing at 1000 C getters Cu and Ni to the H-created voids.

Process concept:

Implant high-dose H with PIII.


Anneal at 800 C to form voids.

Anneal at 1000 C to getter metals.

Etch off top 100 nm surface layer.

Process higher efficiency MC-PV.

Process less effective for Fe and Cr (??).



Im2np





ion beam services
the total ion implantation solution

A Review of IBS-related Papers at IIT12

*Michael Current: Current Scientific
(Frank Torregrossa: IBS)*

- 1. PIII process for finFets, FDSOI, nano-wires*
- 2. PIII for USJ in InGaAs*
- 3. Formation of Si nano-crystals for EEPROM*
- 4. PIII gettering for poly-Si PV cells*

<http://www.ion-beam-services.com/>



IIT12

Junction Technology Group
SemiconWest-12 July 12,2012