

IEDM 2010 Short Course 15nm CMOS

P. J. Timans JTG Meeting, 2 February 2011

Short Course Contents

• Course Organized by Kelin Kuhn, Intel

• Presenters

- CMOS Technologies Trends, Scaling and Issues (Thomas Skotnicki, ST)
- 15nm Device Challenges and Solutions (Mukesh Khare, IBM)
- Lithography for the 15nm Technology Node (Sam Sivakumar, Intel)
- BEOL Technology toward the 15nm Technology Node (Yoshihiro Hayashi, Renesas)
- Device/Circuit Interactions at the 15nm Technology Node (Clive Bittlestone, TI)
- Here we'll focus on the 1st two tutorials



Metrics for Success in Scaling



- Switching performance dominated by dynamic characteristics: I_{eff} metric, which depends on DIBL
- DIBL metric is especially relevant to low power applications



Bulk Scaling Limit



- BUT - much of the feasible boost has already been used up

III-V Channel: Hard to Scale & Keep Performance

Step-by-Step High-µ Material Analysis for 16nm node at loff = 0.5nA/µm

Material	Epsilon	Kvs	Кμ	DS (nm)	remark
S-Si (n)	12	1.7	1.8	+0.3	Full Strain-Si
S-Si (p)	12	1.5	7	+0.5	Full Strain-Si
UTB	12	1.1	1.2	+0.3	Slightly Strained
Virtual III-V	13.8	>3	10	+0.5	High μ for electron
Ge	16	1.5	3	+0.5	High μ for holes



Thomas Skotnicki

IEDM 2010 Short Course • CMOS Technologies - Trends, Scaling and Issues

38



Fully-Depleted Devices Improve DIBL



(Ref.: T. Skotnicki, et al., Electron Device Letters, Vol 9, N° 3, 1998)



2/10/2011 -- 5

Performance Comparisons

Reduced DIBL along w. FBB (Forward-Body Bias) provide the winning solution with FDSOI @ 16nm



Thomas Skotnicki

IEDM 2010 Short Course • CMOS Technologies – Trends, Scaling and Issues





T. Skotnicki: Advocating Planar FDSOI

PERSPECTIVE

- All rational reasonings indicate that 15nm CMOS (at least the 14nm LP) should switch from Bulk to UTBB (Ultra Thin Body and BOX) SOI
- Once this accomplished, UTBB will remain the principal platform for 2-3 generations, since its scalability (thanks to thin BOX) is very good, similar to that of FinFET
- For further nodes, scaling may stop and thus render performance increase with high-µ materials (e.g. III-V) more efficient, as these materials manifest their advantage only with relaxed geometry (n-1 with respect to n)

Thomas Skotnicki

IEDM 2010 Short Course • CMOS Technologies – Trends, Scaling and Issues

78



M. Khare: Illustration of 15nm CMOS



M. Khare: IEDM 10 Short Course - 15nm CMOS Device



5

Scaling Challenges



M. Khare: IEDM 10 Short Course - 15nm CMOS Device



7

Gate Dielectric Scaling Has to Continue



M. Khare: IEDM 10 Short Course - 15nm CMOS Device



11

Junction Depths Have to Scale Too

- 15nm Device Design Study for four different extension depth
 - A) Base, B) Base + 2.5nm, C) Base+5nm, D) Base + 10n



•DIBL increases with junction depth

-Field lines from drain reach source away from region of gate control •SS is rather insensitive to junction depth

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



14

Underlap Optimization



Effect of under-lap junction on 15nm device electrostatics
SS shows improvement with under-lap condition
DIBL shows less impact as doping decreases as L increases
leff vs under-lap plot shows Electrostatics vs External Resistance Trade-off
Under-lap can help electrostatics if initial SCE is poor

15

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



Vt Variability can be Improved

TCAD study comparing halo and retrograde well for same loff (Dennard and Jin Cai)



W/L = 40nm/25nm SRAM Pass gate example

σVt Halo 56mV σVt Retrograde 28mV

Process innovations and reduced thermal budgets needed to attain steep retrograde profiles (Doping changes > 1 order of magnitude per 10nm)

Retrograde well can reduce σ Vt by 50% compared to Halo

19

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



Band-to-Band Tunnelling Issue for Low Power



Device under-lap helps with GIDL (BTBT near gate edge on drain side) in addition to helping with SS leakage

Need intelligent well/SD doping strategies to minimize deep junction BTBT

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



24

Pitch-Scaling: Loss of Strain



M. Khare: IEDM 10 Short Course - 15nm CMOS Device



27

SOI Progressing to Fully-Depleted Mode



M. Khare: IEDM 10 Short Course - 15nm CMOS Device

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



Finfets / Trigates: Parasitics Challenges



Effort Continues to Reduce EOT

SiOx IL modification/Direct Scavenging in Gate First HKMG K. Choi et al., VLSI 2009



- nFET: K boosting cap layer is used=>enables a higher k IL
- pFET: SiOx layer is scavenged by TaMN alloy where Gibbs free energy of oxide formation per O atom: |M| > |Si| (> |Ta|): Si reduction / M oxidation thermodynamically favorable
- M. Khare: IEDM 10 Short Course 15nm CMOS Device



51

Interface Layer Scaling



- Remote IL scavenging → Intrinsic RPS+RCS from HfO₂
- La-cap → No additional RCS = Intrinsic IL scaling
- Al-cap → additional RCS

M. Khare: IEDM 10 Short Course - 15nm CMOS Device



54

M. Khare (IBM) - Conclusions

Summary – 15nm CMOS Device

Conventional device scaling

- Aggressive gate stack and junction engineering can enable a stable design point
- Performance expectations from such device will be limited due to increased parasitic
- Innovations in mobility and resistance reduction is mandatory to sustain this structure
- Leakage and variability will be of fundamental concern for such device adoption

Fully Depleted devices are viable alternative

- A promising alternative is emerging and may find its way into 15nm
- Electrostatics, intrinsic variability and leakage characteristics are superior
- Un-doped body offers better mobility
- Several parasitic effects need to be understood and addressed
- Manufacturability challenges of alternate devices will dominate its introduction

High-K Metal Gate

- Need constant innovations for aggressive EOT scaling (<0.6nm)
- Scaling by the use of IL scavenging is one promising path





mattson technology



Innovation Speed Solutions