



ibs

# *Review of IEDM 2010 Conference*

*Susan Felch*

*February 2, 2011*

## **Ion Beam Services**

Rue Gaston Imbert prolongée  
ZI Peynier Rousset  
13790 PEYNIER  
France

Ph : +33 4 42 53 89 53

Fx : +33 4 42 53 89 59

[www.ion-beam-services.com](http://www.ion-beam-services.com)

[information@ion-beam-services.fr](mailto:information@ion-beam-services.fr)

# From The Future Si Technology Perspective: Challenges and Opportunities, Dr. Kinam Kim, Samsung






Fig. 2 Evolution of DRAM cell architecture


## Example of vertical NAND structures



## Key technologies for the future Si CMOS era



# Non-Planar, Multi-Gate InGaAs Quantum Well Field Effect Transistors with High-K Gate Dielectric and Ultra-Scaled Gate-to-Drain/Gate-to-Source Separation for Low Power Logic Applications, Intel





# Self-aligned III-V MOSFETs heterointegrated on a 200 mm Si substrate using an industry standard process flow, Sematech

- 1 ○ MG/HK deposition  
(10 Å  $\text{Al}_2\text{O}_3$ , 50 Å  $\text{ZrO}_2$ , 1 kÅ TiN)
- MG/HK etch
- 2 ○ unpatterned implant (Si)
- mesa isolation
- 3 ○  $\text{Al}_2\text{O}_3$  capping, S/D activation
- ILD deposition and CMP
- 4 ○ contact etch
- M1 deposition and etch (TiN/AI)

Fig. 6a; Gate first process flow. using refractory subtractive processing for full VLSI compatibility.





Fig. 6b; Cartoon cross-sections of key processing steps

# Self-aligned metal Source/Drain In<sub>x</sub>Ga<sub>1-x</sub>As n-MOSFETs using Ni-InGaAs alloy, University of Tokyo

- (a) Pretreatment  
(Acetone, NH<sub>4</sub>OH, (NH<sub>4</sub>)<sub>2</sub>S)  
ALD : Al<sub>2</sub>O<sub>3</sub> 10 nm
- (b) Ni gate evaporation and gate patterning
- Ni-InGaAs S/D formation
  - (c) S/D Ni evaporation
  - (d) RTA at 250°C for 1min
  - (e) removal of unreacted Ni (Selective etching)
- (f) Electrode formation



# Physical Origin of pFET Threshold Voltage Modulation by Ge Channel Ion Implantation (GC-I/I), Toshiba & IBM

- Room temp. or cryogenic Ge I/I
- Re-crystallization anneal
- Interfacial layer (IL) formation
- Gate dielectric  $\text{HfO}_2$  deposition
- Metal gate deposition




Fig. 5: pFET  $\Delta V_{TH}$ -EOT plots of Al I/I into IL and GC-I/I. Plots of Al-cap on top of HK are also shown as a reference. Large pFET  $V_{TH}$  shifts can be realized by both cases, however, huge EOT degradation occurs in the Al I/I case similar to Al-cap trend. On the other hand, GC-I/I induces  $\sim +500\text{mV}$   $V_{TH}$  shift with no  $T_{inv}$  increase.




Fig. 19: Schematic of Ge pile-up at IL/Si interface. Ge piled-up at IL/Si interface forms fixed charge/dipoles resulting in enhanced pFET  $\Delta V_{TH}$  in the case of RTO IL process.

# Work-function Engineering in Gate First Technology for Multi-VT Dual-Gate FDSOI CMOS on UTBOX, CEA-LETI & STMicroelectronics

- Ground plane implants are  $\text{In}^+$  and  $\text{As}^+$




Figure 1. CMOS configurations to achieve four threshold voltages with two metal workfunctions and two ground plane types. (Source: CEA-Leti)




Figure 2. Multiple threshold voltages result from the combinations shown in Figure 1. (Source: CEA-Leti)

# Novel Stress-Memorization-Technology (SMT) for High Electron Mobility Enhancement of Gate Last High-k/ Metal Gate Devices, Samsung




Fig. 1. Schematic S/D SMT process flow.




Fig. 4. Mask-edge dislocation image of SMT sample with deep PAI: multiple mask edge defects can be observed.




Fig. 5. Simulated SMT-induced channel stress: deep PAI SMT (multiple mask edge dislocation) shows much higher channel stress than the normal shallow PAI SMT (single mask edge dislocation).



# Contact Resistance Reduction to FinFET Source/Drain Using Dielectric Dipole Mitigated Schottky Barrier Height Tuning, Sematech




Fig. 3. Cross sectional schematic illustrating FinFET fabrication using DDM-SBH tuning technique.




Fig. 6.  $R_{S/D}$  calculation using method described in [9]. Addition of  $\text{AlO}_x$  in the contact hole results in ~25% reduction in  $R_{S/D}$ . The strong overdrive dependence on  $R_{S/D}$  is due to underlap architecture.

# Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si stack on SOI, Sematech




Fig. 1. Process flow for four different SiGe/Si stack FinFET




Fig. 17. SiGe (20nm)/Si (20nm) improved mobility on p-FinFET by ~46% compared to Si.






Fig. 19. SiGe (20nm)/Si (20nm) nFinFET shows ~67% degraded mobility relative to Si.


# Reliable Single Atom Doping and Discrete Dopant Effects on Transistor Performance, Shinada, Waseda University, Japan



**Fig. 1** Single atom doping method for evaluating the influence of various discrete dopant distribution on device performance. Single ions



**Fig. 2** Systematic studies of discrete dopants on transistor performance. Ordered distribution of dopant atom serves to improve the device performance (a). The influence of asymmetric discrete dopant distributions on the electrical properties has been investigated in this work (b, d). Note that the number of single-ions is controlled by detecting secondary electrons for all devices



**Fig. 10** Bar chart of  $\Delta I_d / I_{d1}$  for devices with ordered (a, b) and random (c, d) distribution of dopants. All devices show the positive variation of  $\Delta I_d$  by interchanging source and drain terminals. The current increase is believed to be attributed to the suppression of injection velocity degradation at the source-side due to the asymmetric discrete dopant distribution.  $\Delta I_d$  tends to increase with increasing in  $V_d$ .