22nm & 15nm Node Junction Scaling Options

John Borland J.O.B. Technologies, Aiea, HI July 15, 2010

Outline

Introduction

- Technology Roadmap Options
- USJ Technology:
 - p+ USJ 22nm node and beyond
 - n+ USJ 22nm node and beyond
- Strain Technology
 - pMOS 22nm node and beyond
 - nMOS 22nm node and beyond
- Summary

Summary of Planar CMOS –vs-FinFET

VLSI Sym 2008: Planar CMOS to 22nm Node

 Intel said SRAM needs Bulk FinFET/Trigate at 16nm or Floating Body Cell FD-SOI (Mark Bohr)

IEDM 2008:

Intel: Stated that FinFET not ready for 22nm node manufacturing (K. Kuhn).

• VLSI Sym 2009:

- IBM: TC Chen stated at 16nm node body controlled devices (FD-SOI or FinFET) will be required to extended CMOS to 11nm CMOS
- -TSMC April 2010: Planar bulk at 20nm node 5th gen SiGe & 2nd gen Hik/MG, 14nm node maybe FinFET (S.Y. Chiang)



FD/SOI With Dielectrically Isolated Back Gates



J.O.B. Technologies (Strategic Marketing, Sales & Technology) Fig. 1. Schematic view of fully-depleted thin SOI CMOS structures: (a) on thick BOX (b) on thin BOX with junction isolated back gate (c) on double BOX with dielectrically isolated back gate.

Hybrid Localized SOI/Bulk Technology Using Buried SiGe Layer/Channel



Fig.2: Key steps for the co-integration. The thick SiO_2 layer (50Å) is used as hardmask for future I/O devices (a,b). Then, selective SiGe/Si epitaxy is performed for the LSOI structures: folded epi for the A-type transistors (c), or buried facet-free epi for the B-type devices (c').

ST/LETI, VLSI Sym 2010, paper 6.2

Ultra-Thin-Body & Box (UTBB) FD-SOI And Localized SOI (LSOI)





Fig. 2 TEM cross-sections of UTBB and LSOI, featuring $25 \text{nm } L_G$.

Marketing, Sales & Technology)

IBM Alliance, VLSI Sym 2010, paper 6.3

Intel's 15nm Node Floating Body Cell (FBC) FD-SOI With Back Gate Doping

Intel, VLSI Sym 2010, paper 15.1

Intel's Silicon on Replacemet Insulator (SRI) FBC Using SiGe Etching For LSOI

Intel, VLSI Sym 2010, paper J.O.B. Technologies (Strategic Marketing, Sales & Technology)



Fig. 4 A typical TEM micrograph of a 10-nm BOX FBC device, nominally targeted at L_g =50 nm and T_{si} =25 nm. **Tip implant before spacer**



Fig. 6 Boron SINS profiles: as-implanted B (dashed line), post-implant and anneal, and pre-doped SOI.



Fig. 4 TEM micrograph of 15-nm node SRI FBC device: $L_g=51$ nm, W=77 nm, $T_{Si}=25$ nm, and T_{BGox} =12nm.

Trench process Poly dep/pattern/etch Oxide recess SiGe etch Gap fill Trench refill/CMP BG doping Standard logic process

Fig. 1. Process flow. SRI process is highlighted.

- Isolation (wells, Vt)
- Oxide VO gate growth
- Oxide VO gate patterning
- Dielectric growth
- Foly-Sidep
- Foly-Si patterning
- Logic S/D extension-HP/LP
- ULP S/D extension
- VOSD extension
- Spacer dep/patterning
- S/D formation
- Foly-Si Gate Removal
- Metal Gate Replacement
- Contact Formation

IEDM-2009: Intel 32nm Node Low Leakage Junctions



 $I_{total} = \frac{1}{2} ("On" state leakage) + \frac{1}{2} ("Off" state leakage)$ J.O.B. Tech Fig. 6 Ioff vs. Ijunction trade-off and total leakage (Itotal) Marketing, S optimization for the final process

Outline

Introduction

- Technology Roadmap Options
- USJ Technology:
 - p+ USJ 22nm node and beyond
 - n+ USJ 22nm node and beyond
- Strain Technology
 - pMOS 22nm node and beyond
 - nMOS 22nm node and beyond
- Summary

Implant Energy Versus Xj



B, B18 & B36 Total Retained Dose (2nm oxide)



PCOR-SIMS Analysis



Proof Of Surface Reflectance/Backscatter On Retained Dose Limit & Implant Oxide Growth



PCOR-SIMS Analysis Of Surface Oxide & Retained Dose



Borland et al., JOB

Lower Residual Implant Damage & Improve Device Leakage

- Improve self-amorphization to reduce residual implant damage with MSA
 - Lower implant wafer temperature (cold or cryo-implantation) -10°C to -160°C using chilled water of liquid nitrogen wafer cooling
 - Use molecular dopants (B18H22, B36H44, As4 or P4) improves selfamorphization
 - Use heavier ions low dose for PAI & optimize amorphous depth (In, Sb or Xe) at <5E13/cm2
- Stable defects and reduction in residual implant damage thereby improving junction leakage
 - Higher MSA peak temperature >1300°C
 - Pre/post MSA diffusion-less spike/RTA 850-900°C

PLi Of Flash And 900C Spike+Flash



J.O.B. Technology (Strategic Marketing, Sales & Technology)

Borland et al., JOB/Selete, IWJT 2007

J.P. Lu, SMIC/KT, IWJT-2010 paper 1.5



Figure 3. Final Rs and standard deviation using different post-implant anneal processes.



Fig.10: Thermwave mapping for wafer #8 (left) and wafer #9 processed with sRTA+ 3zone LSA



Figure 9. MOR map showing impact of laser beam overlap on micro non-uniformity. The laser beam overlap for the five laser scanning zones (from top to bottom) are 0, 5%, 10%, 40% and 50\%, respectively.



Figure 10. High resolution Rs scan across five zones with different amount of beam overlap, showing impact of laser beam overlap on micro non-uniformity.

Extension Results (Leakage)



------ 1. after sidewall deposition

b

Poly & USJ Activation Roadmap

65nm & 45nm Node Spike/RTA

Flash or Laser

+

-poly dopant diffusion & activation -improved Tox(inversion) -USJ diffusion

IBM VLSI 2007 45nm 1000C Spike

$45 \text{nm} \rightarrow 28 \text{nm} \text{ Node}$

Lower Temperature Spike/RTA

-poly dopant diffusion

Flash or Laser

-improved poly dopant activation -improved Tox(inversion) -USJ diffusion-less activation

22nm Node

Flash, Laser or SPE

-USJ diffusion-less activation

Borland, Semiconductor International, Dec. 2006, p.49

Anneal Process Flexibility



Timans, Mattson, Semicon/West WCJUG July 2008



Fig. 1 Schematic drawing of FLA systems:
(a) conventional heater-assisted type and
(b) lamp-assisted type (FLA^{plus}).

Fig. 2 Typical temperature profiles of conventional FLA and FLA^{plus}. The higher assist temperatures (T_A) used with FLA^{plus} allow higher peak temperatures to be reached in shorter times compared to conventional FLA.

LSA Theory of Operation Dual Beam Configuration



Dual beam configuration covers the long dwell time and low temperature regimes.

17th IEEE International Conference on Advanced Thermal Processing of Semiconductors - RTP 2009

7

Ultratech

JPVLeakage versus EDD



Defects position



Defect position as function of junction depth is very important to contain the leakage



- Defect dissolution is not the only parameter
- Xj position with respect to the EOR position important as well

imec





Borland et al., RTP-2009

17th IEEE International Conference on Advanced Thermal Processing of Semiconductors – RTP 2009

Boron Dopant Activation With Laser Melt

1E15 dose: Rs=205 Bss=1.7E20/cm3 2E15 dose: Rs=132 Bss=3E20/cm3 4E15 dose: Rs=91 Bss=4E20/cm3 1E16 does: Rs=73 Bss=5E20/cm3



Fig. 11 – Laser melt anneal, showing increased abruptness and non-equilibrium enhanced activation (superactivation).

K. Kuhn, Intel, IWJT-2010 paper K2

22nm Node Dopant Options: Enhanced SDE & **HALO Dopant Activation/Amorphization** pMOS pSDE (1-3E15/cm2 dose limited by Bss?) B: 100eV/1E15 (need PAI?) BF2: 500eV/1E15 (dose lose!) <850C Spike/RTA B18: 2keV/5E13 (self-amorphization) B36H44: 4keV/2.5E13 (self-amorphization) >1350C Flash or Laser HALO (3E13/cm2 dose) As: 20keV/3E13 As2: 40keV/1.5E13 As4: 80keV/7.5E12 Sb: 35keV/3E13 (self-amorphization) nMOS nSDE (1E15/cm2 or > dose)As: 1keV/1E15 As2: 2keV/5E14 As4: 4keV/2.5E14 P: 500eV/1E15 P2: 1keV/5E14 P4: 2keV/2.5E14 Sb: 1.7keV/1E15 (self-amorphization) HALO (3E13/cm2 dose) BF2: 20keV/3E13 In: 45keV/3E13 dose (self-amorphization but limited by Inss?) In+B! J.O.B. Technology (Strategic 27 B18: 80keV/1.5E12 Marketing, Sales & Technology)



Sheet resistance by SPER is much higher

⇒ The increasing of the As halo dose reduces the Rs by SPER

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Mineji et al., NEC/JOBTech/Nissin, IWJT-2007

For 22nm Node p+ USJ Formation Using PAI & HALO Implantation With Laser Annealing

John O. Borland, J.O.B. Technologies, Aiea, HI John Marino, EAG, East Windsor, NJ Michael Current, Frontier Semiconductor, San Jose, CA B.L. Darby, University of Florida, Gainesville, FL IIT June 8, 2010

Experimental Matrix Split Conditions

		20keV/3E13	35keV/3E13
	<u>No HALO</u>	As-HALO	Sb-HALO
•B (200eV/1E15)	Х	Х	Х
•With Ge-PAI (3keV/5E14)	Х	Х	Х
•With Ge-PAI (10keV/5E14)	Х	Х	Х
•With Xe-PAI (5keV/5E13)	Х	Х	Х
•With Xe-PAI (14keV/5E13)	Х	Х	Х
•With In-PAI (5keV/5E13)	Х	Х	X
•With In-PAI (14keV/5E13)	Х	Х	Х
•With B36 (100eV/1E15)	Х	X	Х
•With B36 (500eV/5E13)	Х	X	Х



J.O.B. Technologies (Strategic

Marketing, Sales & Technology)

Laser Anneal Pattern

X-TEM Results For As-HALO & Sb-HALO Showing No Amorphization



No PAI: B, As & Sb HALO



Ge-PAI: B, As & Sb HALO



No HALO Rs & Junction Leakage



As & Sb HALO Rs & Junction Leakage





Box-like profile for P when C dose increases between 1-2E15/cm2

Fig. 5 shows P_4 profiles at equivalent 3keV@5E14/cm2 with and without C_7 at various dose @ equivalent 10keV after RTA 950°C 10sec, which were measured by SIMS.

Nagayama, Nissin, IWJT-2010 paper 3.4

Dopant Solid Solubility Limits In Silicon



Fig. 11-50. Solid solubilities of impurity elements in silicon. (From "Solid Solubilities of Impurity Elements in Germanium and Silicon" by F. A. Trumbore, Bell System Tech. J., vol. 39, pp. 205-233, 1960. Used with permission.) J.O.B. Technology (Strategic

Marketing, Sales & Technology)

Higher n+ Phos. Dopant Activation >1.8E21/cm3!



Depth (um)

Figure 5: Chemical P from SIMS and active P from simulation matching of Hall data. Best activation was for laser annealing-induced solid phase regrowth. Laser also increased activation after 950C spike annealing.

J.O.B. Technology (Strategic Marketing, Sales & Technology)

H. Kennel et al., Intel, NIST meeting, March 2006



Motivation – NiSi Defect Reduction

□NiSi spiking (PMOS) □NiSi piping (NMOS)









Page 3

UIVIC

The NiSi spiking defects can be well controlled by surface treatment condition, but the piping defect is tough, mainly correlated to implant species, thermal anneal and substrate dislocation/stress.

THE SoC SOLUTION FOUNDRY®

NiSi Piping Suppression Approaches

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Pre-amorphous implant (PAI) Pre-clean by "fluorine" dry etching Substrate with dopant (ex: F, C)

□Nickel alloy (ex:Pt)

Annealing programs

IEEE/RTP 2009

Ni Silicide Improvements With By Shallow Room Temp Si-PAI, Xe-PAI or Cold C-PAI





T. Renau, VSEA, IWJT-2010 paper K1



Figure 5. Silicon pre-amorphization implant lowers the silicide transformation temperature as measured by in-situ sheet resistance measurements.

S. Deshpande, IBM, IWJT-2010 paper 4.1

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Outline

Introduction

- Technology Roadmap Options
- USJ Technology
 - p+ USJ 22nm node and beyond
 - n+ USJ 22nm node and beyond
- Strain Technology
 - pMOS 22nm node and beyond
 - nMOS 22nm node and beyond
- Next

Heated 300C HALO Implantation



Issue for eSiGe-SDE or disposable spacer process flow!

Figure 2. Retained Strain as function of Ge% for RT and 300C As+ halo implant. Process conditions were RTA anneal @ 1080C for 1s and Halo-Implant of As+ @ 2.0E13cm-2, 50 keV and 30 degree tilt.

S. Deshpande, IBM, IWJT-2010 paper 4.1

eSiGe Strain Relaxation By p+ SDE Implant



Figure 1: TEM cross section of a diffusionless 38 nm SOI p-MOSFET with the eSiGe stress technique.







Figure 2: I_{D,on}/I_{D,off} characteristics of p-MOSFET devices with different SDE implantations into Si (open symbols) and eSiGe (filled symbols) S/D areas (left: saturation drain current I_{D,sat}; right: linear drain current I_{D,lin}).

AMD/Dresden, Insights-2009

AMD RTP 2007 Paper



April 2010 ECS Meeting Vancouver, Canada

Issue for disposable spacer process flow!



MS Anneal peak temperature

Fig 3: Ge relaxation characteristics with millisecond anneals J.O.B. Technologies (Strategic 46 Marketing, Sales & 5. Govindaraju et al., Intel, ECS Transactions, vol. 28, no.1, p.81, 2010.



Looks like 45nm eSiGe

J.O.B. Technologies (Strategic Marketing, Sales & **Technology**)

47

Intel, VLSI Sym 2010, paper 13.2

Looks like 65nm eSiGe

April 2010 ECS Meeting Vancouver,



Figure 8. μXRD analysis of strain in a Si:C film after implant and anneals Dube et al., IBM/GF, ECS Transactions, vol.28, no.1, p.63, 2010. In-situ SiCP=3E20/cm3 at C=1.7% Also, 1-2wph!

22nm Node n+ SiC Stressor Using Deep PAI+C₇H₇+P4 With Laser Annealing

IEEE/RTP-2009

John Borland¹, Masayasu Tanjyo², Nariaki Hamamoto², Tsutomu Nagayama², Shankar Muthukrishnan³, Jeremy Zelenko³, Iad Mirshad⁴, Walt Johnson⁴, Temel Buyuklimanli⁵, Steve Robie⁵, Hiroshi Itokawa⁶, Ichiro Mizushima⁶ and Kyoichi Suguro⁶

J.O.B. Technologies, Aiea, HI
 Nissin Ion Equipment, Kyoto, Japan
 Applied Materials, Sunnyvale, CA
 KLA-Tencor, San Jose, CA
 EAG, Sunnyvale, CA
 Toshiba Corporation, Yokohama, Japan



Strained Thickness



PAI causes thicker strained layer. Ge PAI is the thickest.

□ In the case without PAI, strained layer for C_7^+ is thicker than that for monomer C^+ .

□ The higher temperature Laser anneal, the thicker strained layer.

 \Box In the case of C₇⁺, Xe PAI and Sb PAI show clear Laser anneal temperature dependence of the strained layer thickness



Keep Csub to <1.3% and use 850C SPE+MSA

Figure 2 Cross-sectional TEM images of as-implanted sample with high $[C]_{neak}$: (a) $C_7H_7^+$ implant, and (b) C^+ implant.

Itokawa, Toshiba/IBM, IWJT-2010 papers 3.2 & 6.14





Figure 10. Cross-sectional TEM image of e-Si0.987:C0.013 S/D stressor in 45nm bulk nMOSFETs with <110> direction channel was formed by cryo-implantation of C⁺ into amorphized Si laver and regrowth with laser annealing at 1300 °C combined with SPE annealing at 850 °C for 40 s.

Figure 7. Cross-sectional TEM images of $e^{-Si_{0.987}:C_{0.013}}$ S/D stressor in 45nm bulk nMOSFETs with <110> channel direction was formed by cryo-implantation of C⁺ into amorphized Si layer and regrowth with laser annealing at 1300 °C. (a) Low-magnification and (b) high-magnification at gate-edge.

OK to have 1% C in channel under the gate stack (mid-52 E19/cm3)?

• 22nm Node (2011-2012)

- Planar Bulk CMOS by Intel & IBM/Alliance Foundry
- Planar PD-SOI by IBM/Alliance
- USJ <10nm using MSA+spike/RTA diffusion-less annealing
 - p+(B, B₁₀ or B_{18/36})
 - n+(As or P+C)
- Channel mobility enhancement
 - pMOS: eSiGe or SiGe-channel
 - nMOS: eSiC by Epi or C+P implant
- 15nm Node (2013-2015) & 11nm Node (2015-2017)
 - Planar CMOS:
 - Hybrid bulk and localized FD-SOI with back-gate (Intel & IBM/Alliance Foundry)
 - FD-SOI with back-gate: IBM/Alliance