# Thermal Processing Issues For 22nm Node Junction Scaling

John Borland, J.O.B. Technologies, Aiea, HI Susan Felch, Los Alto Hills, CA Zhimin Wan, AIBT, San Jose, CA Masuyasu Tanjyo, Nissin, Kyoto, Japan Temel Buyuklimanli, EAG, Windsor, NJ

Solid State Technology August 2009

## **Executive Overview**

Junction scaling for 22nm node planar and FinFET CMOS requires low energy implantation but the surface oxide thickness will determine the energy (>83eV) and dose. Engineering the surface amorphous layer maximizes dopant activation, reduces implant damage and junction leakage with sub-melt laser or flash lamp annealing. The annealing process and equipment must be optimized to prevent strain relaxation, high-k/metal gate stack failure and wafer breakage.

### Outline Executive Overview

### Introduction

- Defect and junction leakage reduction
- JOB Technologies:
  - 22nm low defect and leakage p+ USJ
  - 22nm high activation n+ USJ
  - 22nm eSiC strain by implant ation
  - 16nm FinFET high tilt implant retained dose
- Planar CMOS Doping
- FinFET CMOS Doping
- MSA Process And Equipment Design Issues
- Summary
- Acknowledgements
   J.O.B. Technologies (Strategic

Marketing, Sales & Technology)

### NEC IEDM-2008: Transistor Leakage (A+B+C+D)



A=HALO (BTBT) B=HALO & PAI (EOR damage) C=Residual implant damage & HALO? D=STI stress induced leakage<sup>4</sup>

### Low Damage Implantation

- Improve self-amorphization, lower critical implant doses for amorphization and smooth amorphous interfaces thereby reducing EOR damage and residual implant damage while enhancing dopant activation with MSA
  - Higher implant beam current or dose rate improves self-amorphization
  - Lower implant wafer temperature (cold or cryo-implantation) 0C to -160C using chilled water of liquid nitrogen wafer cooling
  - Use molecular dopants (B18H22, B36H44, As4 or P4) improves selfamorphization
  - Use heavier ions for PAI (In, Sb or Xe), also He-PAI
- Stable defects and reduction in residual implant damage thereby improving junction leakage
  - Higher MSA peak temperature
  - Pre/post MSA diffusion-less spike/RTA<900C</li>

# Outline

- Introduction
- Planar CMOS Doping
  - 22nm and 16nm node
- FinFET CMOS Doping
- MSA Process And Equipment Design Issues
- Summary & Next

### Low Energy Implant Approach

- Monomer ion beam:
  - Deceleration of higher energy ion beam
- Molecular ion beam;
  - Using B<sub>18</sub>H<sub>22</sub>, C<sub>2</sub>B<sub>10</sub>H<sub>12</sub> and B<sub>10</sub>H<sub>14</sub>
  - Gas-cluster ion







http://en.wikipedia.org/wiki/Decaborane

- Plasma doping
  - High density plasma, B<sub>2</sub>H<sub>6</sub>, BF<sub>3</sub>



Gas-cluster ions

Gas-cluster ion beam



C. Jen, AIBT Semicon/Taiwan 2008 seminar

Slide 6





Accelerator

# Implant Energy Versus Xj



# 22nm Node p+ USJ Using Xe-PAI & Laser Annealing

John Ogawa Borland, J.O.B. Technologies, Aiea, Hawaii Zhimin Wan, AIBT, San Jose, CA Shankar Muthukrishnan & Jeremy Zelenko, Applied Materials, Sunnyvale, CA Iad Mirshad & Walt Johnson, KLA-Tencor, San Jose, CA Temel Buyuklimanli, EAG, East Windsor, NJ INSIGHTS 2009 April 27, 2009

# Experimentation & Results DSA Laser Annealing 1175C->1325C & DSA+900C spike anneal B: 100-350eV/1E15 B, Ge-PAI+B or Xe-PAI+B BF2: 500-890eV/1E15 BF2: Ge-PAI+BF2 or Xe-PAI+BF2

	5
No anneal	
1175C	
1225C	
1275C	
1325C	
No anneal	

13	14	15	16	17	He 2	
HIB	IVB	VB	VIB	VIIB	4.002500	
HIA	IVA	VA	VIA	VIIA	Helium	
B 5	C 6	N 7	0 8	F 9	Ne 10	
10.811	12.011	14.00574	15 9904		20.1797	
Baron	Carbon	Ntrogen	Okygen		Neon	
AI 13 15.961539 Numinum	Si 14 28,0855	P 15 30 973762 Phosphorus	S 16 32.066 Sulfur	CI 17 35.4527 Chlorine	Ar 18 09.948 Argon	
Ga 31 69.723 Gallum	Ge 32 72.61 Sermanium	As 33 74.92159 Arsenin	Selenium	Br 35 79.904 Bromine	Kr 36 83.80	
In 49	Sn 50	Sb 51	Te 52	1 53	Ke 54	
114.818	116,710	121.757	127.60	126.90447		
Indium	Tin	Antimony	Fellurium	Iodine		

### **PCOR-SIMS**



PAI



BF2+Ge-PAI Sample21 PCOR\_HDR



rechnology)

Sample 10(3325Canneal) 2/19/2009

### Retained Dose <6E14/cm2 Limits MSA Dopant Activation Level To <Bss (<1.2E20/cm3)!



Borland, Semiconductor International, Dec. 2006, p.49



### % B Dose In 2.0nm Surface Oxide



# 22nm Node p+ Junction Scaling Using B36H44 And Laser Annealing

J. Borland, J.O.B. Technologies M. Tanjyo, Nissin Ion Equipment J. Zelenko, Applied Materials I. Mirshad & W. Johnson, KLA-Tencor T. Buyuklimanli, EAG

> IEEE/RTP-2009 Oct. 1, 2009





Laser Annealing Temperature







Xj-EOR= -7nm for Xe-PAI & -9nm for Ge-PAI

### Xe-PAI No Anneal & 1325C Anneal





### Xe-PAI ~14nm

### Xe+B 1325C Laser Anneal

### Xe+B No Anneal

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

10 mm

UU OT



### **Quantox Lifetime Results**



Technology)



### PAI Enhances Dopant Activation (Bss)

#### RsL Sheet Resistance (ohms/sq.)

# B 500eV Xj=15nm <u>Ge-PAI</u> Xj-EOR=+15nm (1E-7A/cm2) 5keV=9nm Xj-EOR=+6nm (4E-6A/cm2) 10keV=16nm Xj-EOR=-1nm (3E-4A/cm2) 20keV=32nm Xj-EOR=-17nm (3E-4Acm2)

**RsL Junction Leakage Current (A/cm2)** 



Borland et al., JOB Tech/Renesas/FSM/KT, Solid State Technology, July 2008

### Insight-2009 & IWJT-2009

- IWJT
  - Varian He-PAI excellent junction leakage
  - UJT He-PAI no EOR defects and (low leakage IIT-2004)
- Oleg of IBM
  - Insight invited paper said that series resistance more critical than SCE so this drives to deeper junctions. Higher dopant activation by adding up to 8 laser passes for As n+ USJ. But gate oxide failure at temperature >1300C.
  - IWJT invited paper said because of difficulties with epi or implant for eSiC a HYBRID approach is another option (SEG+implant).
- AMD/Dresden IWJT
  - With eSiGe BF2 SDE implant leakage is 5x higher than B and amorphization reduces strain.
  - For eSiC by C-implantation no significant nMOS device improvement.

# 22nm Node n+ SiC Stressor Using Deep PAI+C<sub>7</sub>H<sub>7</sub>+P4 With Laser Annealing

### **IEEE/RTP-2009**

John Borland<sup>1</sup>, Masayasu Tanjyo<sup>2</sup>, Nariaki Hamamoto<sup>2</sup>, Tsutomu Nagayama<sup>2</sup>, Shankar Muthukrishnan<sup>3</sup>, Jeremy Zelenko<sup>3</sup>, Iad Mirshad<sup>4</sup>, Walt Johnson<sup>4</sup>, Temel Buyuklimanli<sup>5</sup>, Steve Robie<sup>5</sup>, Hiroshi Itokawa<sup>6</sup>, Ichiro Mizushima<sup>6</sup> and Kyoichi Suguro<sup>6</sup>

J.O.B. Technologies, Aiea, HI
 Nissin Ion Equipment, Kyoto, Japan
 Applied Materials, Sunnyvale, CA
 KLA-Tencor, San Jose, CA
 EAG, Sunnyvale, CA
 Toshiba Corporation, Yokohama, Japan





# Outline

- Introduction
- Planar CMOS Doping
- FinFET CMOS Doping

   16nm Node Bulk or SOI?
- MSA Process And Equipment Design Issues
- Summary & Next

# Summary of FinFET At VLSI Sym-2008 & IEDM-2008

- VLSI Sym 2008:
- Planar CMOS to 22nm Node
  - Intel said SRAM needs Bulk FinFET/Trigate at 16nm or Floating Body Cell (Mark Bohr)
    - HK/MG+strain-Si makes pMOS almost equal to nMOS at 45nm node

### • IEDM 2008:

- ITRS-2008 update (Iwai-san TIT):
  - FD-SOI CMOS delayed until 2013
  - FinFET delayed to 2015 (16nm node)
- Intel:
  - Stated that FinFET not ready for 22nm node manufacturing (K. Kuhn).

### IBM Double Gate Fin FET With 30 & 45 Degree High Tilt High Current Implants

SDG (symmetrical double-gate) & ADG (asymmetrical double-gate)



Figure 1: Schematic of the planar FinFET structure. Light(gray) regions indicate the single crystal silicon mesa used for the fin and source/drain pads, dark(red) regions indicate the polysilicon gate line and pad.

1,4	2,6		1	<b>SDG</b> extension implants, tilt of 45°, only <b>one</b> of following per wafer:								
		, Maria		Spec Dir		Dose /4 (rel	Ra ) nm	ΔL nm				
2,6 -	-	-	2, 5	$As^+$	1	1.00	9	18 33				
		4		$BF_2^+$	1	1.00	9					
			As <sup>+</sup>	2	1.00	8	38					
Dir (twis	sts) 2,5	]	, 3	$BF_2^+$	2	1.00	8	50				
ADG g	ate and ex	tension in th wafer, l	nplants, but only	tilt of one of	30°. <b>B</b> f exten	oth of th sion imp	e gate imp lants per w	lants /afer				
Prior t		After Gate Etch (only one)										
Spec	Dir	Dose (rel)	E (rel)	Spe	c	Dir	Dose /2 (rel)	E (rel)				
Р	3	0.62	1.00	As		5	1.00	0.50				
BF <sub>2</sub>	4	0.62	1.00	BF <sub>2</sub>		6	1.00	0.25				

Table 2: Extension and gate implant conditions. SDG Dose and energy is given in relative units. Ra is the simulated 10% interstitial Si concentration range after implant, measured normal to fin surface.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

#### Kedzierski et al, IEDM-2001



Fig. 4: SEM images; (a) before and (b) after the SRPD process (this work), and (c) after conventional PD.

Marketing, Sales & Technology)

UJT/Panasonic, IEDM-2008, section 37.3

# High Tilt p+ & n+ Molecular Implantation For 3-D Structures: Retained chemical Dose Versus Electrical Activation Limited Conformal Doping

John Ogawa Borland

J.O.B. Technologies, Aiea, Hawaii

&

Masayasu Tanjyo, Tsutomu Nagayama and Nariaki Hamamoto Nissin Ion Equipment, Kyoto, Japan INSIGHTS 2009 April 28, 2009

### P-Type Dopant Implant Matrix Nissin Claris 0 to 60 Degree Tilt Angle (BF2 & B18H22) IMEC Quantum-X 0 to 45 Degree Tilt Angle (monomer B)

D Tuno	Substrate	lon	Energy	Dose	Tilt	Twist	R	RS		TW		after anneal
P-Type	No.	ION	[keV]	[/cm2]	[deg]	[deg]	(Ω/sq)	%STD	TW units	%STD	(Xj) A	SIMS (Xj) A
	slot1	B18	8.0		0		1007.00	2.759	205.23	2.170	110	100
D10 Til+	slot2		8.0		15		1027.40	2.652	203.97	2.210		
Dopond	slot3		9.0	5.50E+13	30 45	0	1014.40	2.739	224.16	2.420		125
Depend	slot4		11.0				1026.40	2.816	255.79	2.310		140
	slot5		16.0		60		1038.00	2.873	355.94	2.050	175	165
	slot6		2.00		0		2233.50	1.820	537.41	0.900	130	120
DED Til+	slot7		2.00		15		2439.20	1.831	532.75	0.970		
Depend	slot8	BF2	2.00	1.00E+15	30	0	2535.40	1.719	530.15	1.020		
Depend	slot9		3.00		45		1928.10	1.635	568.92	0.680		
	slot10		4.00		60		1766.80	1.460	581.78	0.480	175	165
	slot11		0.50	0 15	0		2035.00	2.515	597.82	1.200	175	205
(D Tilt	slot12		0.52			1983.00	3.104	594.29	1.110			
(B-Tilt	slot13	В	0.58	1.00E+15	30	0	2027.00	2.580	617.06	0.720		
Dependy	slot14		0.71		45		2007.00	2.468	629.77	0.420	235	255
B18-Tilt Depend BF2-Tilt Depend (B-Tilt Depend) B18 Energy Depend BF2 Energy	slot15		1.00		60							
D19 Enormy	slot16		8.0				1688.80	2.693	183.59	1.910		70
Dopond	slot17	B18	16.0	5.50E+13	60	0	1045.00	2.917	353.95	2.050		165
Depend	slot18		32.0				658.33	4.105	582.90	0.390		285
PE2 Enormy	slot19		2.0				3995.00	1.409	436.46	2.230		90
Depend	slot20	BF2	4.0	1.00E+15	60	0	1668.90	1.671	579.73	0.490		165
Depend	slot21		8.0				750.80	0.948	582.16	0.410		250

Marketing, Sales &

Technology)

### **Retained Chemical Dose Versus Tilt Angle**



### **Bss Dopant Electrical Activation Level**





### Implant Matrix With 2.0nm Surface Oxide To Determine If Retained Dose Is Sputter Or Surface Reflection Limited

### • B18H22:

- 200eV/1E15, 0 & 45 degree tilt
- 200eV/2E15, 0 degree tilt
- 500eV/1E15, 0 & 45 degree tilt
- 500eV/2E15, 0 degree tilt
- 1keV/1E15, 0 degree tilt
- B36H44:
  - 200eV/1E15, 0 degree tilt
  - 500eV/1E15, 0 degree tilt
  - B:
    - 500eV/1E15, 45 degree tilt

### B, B18 & B36 Retained Dose



### **Surface Oxide Effects**



44

### B, B18 & B36 Dose Loss Study:

As suggested by EAG repeat test with Si/SiGe Epi marker layer. I suggest we use 2nm oxide/10nm Si/40nm SiGe Epi wafer and also without 2nm oxide but with hydrogen surface termination which will be free of native oxide except oxide grown during implant.



delta test wafer 3/31/09

Wafer No.	pre-process			Ellipso Measurement		Implantation										
	SiGe	H2 bake	TEOS	SiO2/c-Si	monitor Si	ion	Energy	Ion Dose	Boron Dose	tilt	twist	step				
V092-0003-21	, ġ	800C, 30min	$\Lambda$ /	3.4A	$\nabla$											
V092-0003-22	l ∑		$ \vee $	1.6A	$ $ $\vee$ $ $	В	00.20 keV	-	1.00E+15 /cm2	0°	0*	1				
V092-0003-23	Ę			1.4A	$\neg \land  $	B18	04.00 keV	5.56E+13 /cm2	1.00E+15 /cm2	0*	0*	1				
V092-0003-24	9e (4		$\vee$	2.0A	$\lor$	B36	08.00 keV	2.78E+13 /cm2	1.00E+15 /cm2	0*	0*	1				
V094-0030-22	/sic			$\overline{}$	$\smallsetminus$ $\land$		$\setminus$ /		24.0A							
V094-0030-23	×10nm)	Ê	$ $ $\vee$ $ $	9mm	23.7A	20.24	В	00.20 keV	-	1.00E+15 /cm2	0*	0*	1			
V094-0030-24			20m	23.6A	20.5 <b>H</b>	B18	04.00 keV	5.56E+13 /cm2	1.00E+15 /cm2	0*	0*	1				
V094-0030-25	Si	is /		23.6A		B36	08.00 keV	2.78E+13 /cm2	1.00E+15 /cm2	0°	0*	1				

# Outline

- Introduction
- Planar CMOS Doping
- FinFET CMOS Doping
- MSA Process And Equipment Design Issues
- Summary & Next

### NEC & Selete IWJT 2007:Differences For Flash & Spike Results Temperature?



J.O.B. Technology (Strategic Marketing, Sales & Technology)

Borland's IWJT 2007 Joint NEC (S4-8) and Joint Selete (S4-7) papers



### IMEC Now Also Using <900C Spike/RTA For Diffusion-less Pre or Post MSA For Defect Reduction



Figure 4: NMOS, with Hk/MG and eWF modulate by La-based capping, long channel Vth as function of different junction anneal conditions.



Figure 6: PMOS, with Hk/MG and eWF modulate by Al-based capping, long channel Vth as function of different junction anneal conditions.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

C. Ortolland et al., IMEC, IWJT-2009, paper S4-4, p.

# MSA Process & Equipment Design Issues Flash

- Wafer slip, warpage & breakage require special hardware and confidential know-how and wafer edge damage pre-screening.
- Pre-heat temperature >450C or >750C and limits max peak temperature
- +/- 60C temperature variation across the wafer.
- 1-50msec dwell time but if too short surface still amorphous
- Laser
  - Wafer slip, warpage & breakage.
  - Localized hot spots (+50C) causing poly-Si line breakage
  - 100usec to 1msec dwell times
  - Pre-heat temperature >400C
  - Laser stitching pattern and gate stack shadowing requires quad-mode wafer rotation
- Other Integration Issues
  - High-k/metal gate stack failure >1300C
  - eSiGe strain relaxation >1200C, eSiC max Csub>1300C

### Millisecond annealing

**Technology**)

- To minimize dopant diffusion in annealing, the millisecond annealing techniques are applied. It is replaced or combined with spike RTA.
- The technical limitation restricts the annealing time is ranging from sub ms to ٠ several ms. The highest temperature is higher than 1350 °C.



Marketing, Sales & Others also see this LSA effect so keep Temp <1200C

# Total temperature fluctuation within patterned wafers

FUĴĨTSU

### Total temperature fluctuation of patterned wafers = Non-uniformity within blanket wafers + Non-uniformity within a chip

Total temperature fluctuation of pattern wafers in LSA and FLA is around 100 °C. The main part of fluctuation is the variation caused by pattern effect.

We must devise a countermeasure against deviation of device characteristics caused by pattern effect in LSA and FLA.



23

Copyright 2008 FUJITSU MICROFI FCTRONICS

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Kubo et al., Fujitsu, IEEE/RTP 2008

### **Anneal Process Flexibility**



Timans, Mattson, Semicon/West WCJUG July 2008



Figure15 SR and SIMS profiles after FLA. The activation phenomena of FLA includes SPER. SR measurement data shows that surface amorphous layer is not activated.



# **Executive Overview**

Junction scaling for 22nm node planar and FinFET CMOS requires low energy implantation but the surface oxide thickness will determine the energy (>83eV) and dose. Engineering the surface amorphous layer maximizes dopant activation, reduces implant damage and junction leakage with sub-melt laser or flash lamp annealing. The annealing process and equipment must be optimized to prevent strain relaxation, high-k/metal gate stack failure and wafer breakage.

**JOB Technologies:** 

22nm low defect and leakage p+ USJ
22nm high activation n+ USJ
22nm eSiC strain by implant ation
16nm FinFET high tilt implant retained dose

## Acknowledgements

We are grateful to Jeremy Zelenko of Applied Materials for support with the DSA laser anneals, David Liu and Yuen Lim of Frontier Semiconductor for RsL junction leakage measurements, Walt Johnson & Iad Mirshad of KT for 4PP, Lifetime & TW measurements.