

# Performance of Laser Annealed Junctions in Advanced CMOS Devices

S.B. Felch<sup>a</sup>, B.J. Pawlak<sup>b</sup>, T. Hoffmann<sup>c</sup>, E. Collart<sup>a</sup>, S. Severi<sup>c</sup>, T. Noda<sup>c,d</sup>, V. Parihar<sup>a</sup>, P. Eyben<sup>c</sup>, W. Vandervorst<sup>c</sup>, S. Thirupapuliya<sup>a</sup>, and R. Schreutelkamp<sup>a</sup>

<sup>a</sup>Applied Materials, Sunnyvale, CA USA

<sup>b</sup>NXP Semiconductors, Research, Leuven, Belgium

<sup>c</sup>IMEC, Leuven, Belgium

<sup>d</sup>Matsushita Electric Industrial Co., Ltd., Japan



think it. apply it.™

# Ultra-Shallow Junction Challenges




ITRS 2005

Tech. Node	90nm	65nm	45nm	32nm
$X_j$	<250Å	<170Å	<81Å	<59Å
PMOS $R_s$	<660Ω/sq	<760Ω/sq	<1430Ω/sq	<1380Ω/sq
Abruptness	4.1 nm/dec	2.8 nm/dec	2.0 nm/dec	1.4 nm/dec

Anneal	Spike	Transition	Advanced

- Reducing junction depth
- Maintaining target sheet resistance
- More abrupt junctions
- Optimized gate/SDE overlap
  
- Two candidate USJ technologies
  - Co-implantation of diffusion-retarding species with spike anneal
  - Ultra-fast anneal (sub-melt laser anneal)



**Junctions are becoming shallower and more difficult to form; Novel solutions required for implant and activation anneal**

# Purpose




- Sub-melt laser anneal (LA) with minimal diffusion enables further transistor scaling
- Spike RTA plus LA improves Polysilicon Gate depletion
  - Delays introduction of complex metal gates
- Spike RTA plus LA improves SDE dopant activation
- Steep thermal gradients of LA induce mechanical stress at Si-SiON interface
  - Impact on transistor performance and reliability
- Study of influence of process conditions on transistor characteristics
  - LA temperature
  - N content in gate dielectric
  - Co-implanted F
  - Sequence of spike anneal, LA, and absorber layer deposition

# Experimental Approach




- Conventional SiON/poly-Si CMOS baseline
  - Gate dielectric
    - 1.5nm and 2.0nm thin oxides with 14% N
    - 1.5nm thin oxides with 5% and 10% N
  - B co-implanted with F into PMOS source/drain extension and poly-Si gate
    - High dose F
    - Lower dose F
    - No F
  - 65nm wide spacer
  - HDD implants
  - Spike anneal followed by LA
    - Modulate peak LA temperature by changing laser power
    - 1200°C (MPL) and 1300°C (HPL)
  - NiSi formation

# Polysilicon Gate Depletion Improvement ( $T_{inv}$ ) with Laser Anneal after Spike Anneal



- 1.4-1.5Å reduction in  $T_{inv}$  with LA after spike anneal for PMOS and NMOS due to improved dopant activation in Polysilicon Gates
- Delays need to introduce Metal Gates

# Polysilicon Gate Depletion Improvement ( $T_{INV}$ ) with LA after Spike Anneal




- 1.5Å reduction in  $T_{INV}$  with LA after spike anneal for PMOS and NMOS
- Both high and medium power LA lead to equivalent gain


# Spike + Laser Impact on $R_s$



F 10keV+B 0.5keV, 7E14/cm<sup>2</sup>




As 1 keV, 1E15/cm<sup>2</sup>



- Spike + Laser is optimal for low-T Spike (<1010°C)
- Spike + Laser impact is significant on Arsenic

**$R_s$  sensitivity to LA temperature increases dramatically as spike T decreases (i.e.  $\leq 32\text{nm}$  devices)**


# Improvement in Transistor Series Resistance ( $R_{SD}$ ) with Spike RTA + LA



**RTA + high power LA (HPL) produces additional gain in  $R_{SD}$ , especially for lower RTA temperatures**





# Spike Plus LA for 32nm C Co-Implant Junctions



**High-temperature LA produces ~20% dopant activation boost for 32nm PMOS junctions ( $X_j \sim 15\text{nm}$ )**


# Further Extendibility of C Co-Implant with Spike Anneal



**Continued decrease of spike temperature extends co-implant technology to  $\leq 32$  nm junctions**



# Improved S/D Resistance with F or C Co-Implant with Spike + Laser Anneal (SiON + FUSI Gate)




- C co-implantation improves both short channel effects and series resistance
- Higher laser anneal temperature provides further  $R_{sd}$  reduction (enhanced dopant activation)



# Improved Device Performance and S/D Activation with LA

PMOS B Co-Implant with Spike RTA + Laser Anneal (SiON + FUSI Gate)


- 10%  $I_{on}$  gain is obtained for same  $C_{ov}$  due to enhanced dopant activation and reduced  $R_{sd}$
- Lateral dopant diffusion is suppressed with C co-implant, producing smaller  $C_{ov}$



S. Severi et al., IMEC/AMAT: MRS Symp. C, Spring 2006.

**Laser anneal enhances  $I_{on}$  and maintains reduced  $C_{ov}$  obtained with C co-implant**



# Improvement in Performance/Short Channel Effect Trade-Off due to C Co-Implant and Spike + Laser Anneal



**PMOS: Reduced SCE ( $L_{gmin}$ ) and small  $I_{dsat}$  improvement with Laser Anneal**  
**NMOS: High P activation leads to better performance than As**




# Spike Anneal + LA Enables Drive Current and Short Channel Effect (SCE) Improvements




- $T_{INV}$  and  $R_{SD}$  gains lead to improvement in performance/short channel effect trade-off for NMOS and PMOS
- Medium power LA leads to higher performance than high power LA

# Model of Thermo-Mechanical Stress (TMS) at SiON Interface due to LA



Thermal and mechanical stresses during high-temperature LA induce additional interface traps ( $N_{it}$ ) and fixed charges ( $Q_f$ ) in gate dielectric

# Increase in Interface State Density due to LA




Higher LA temperature increases Si dangling bonds and interface traps at Si/SiON interface






# Effect of Interface Traps and Fixed Charges in Gate Dielectrics on Peak Mobility




Medium power LA minimizes stress,  $N_{it}$  and  $Q_f$ , and mobility and device performance degradation

# Effect of Co-Implant on Long Channel Transistor Threshold Voltage ( $V_t$ ) Difference between RTA and RTA+LA




- $\Delta V_t$  shift is reduced by decreasing or eliminating (use C) co-implanted F
- Indicates smaller amount of added interface states at Si-SiON interface due to stresses from LA thermal gradients

# Performance Improvement with C Co-Implant and Spike + High-Temperature Laser Anneal




- High-dose F co-implant results in no  $I_{on}$ - $I_{off}$  improvement with additional 1300°C LA
- C co-implant (no F) produces increasing  $I_{on}$ - $I_{off}$  improvement with LA temperature, reflecting lower generation of interface states

# Effect of Gate Dielectric N Content on Long Channel Transistor $V_t$ Difference between RTA and RTA+LA



Decreasing N content in dielectric reduces  $N_{it}$  and  $\Delta V_t$  shift and improves possibility to use higher LA power




# Transistor Lifetime (NBTI) for RTA alone, RTA+MPL and RTA+HPL



**Transistor lifetime with medium power LA is same as for spike RTA alone, even with high F dose and high N content in dielectric**





# Effect of Absorber Layer (AL) and Thermal (Spike + LA) Process Sequence



**9% PMOS performance improvement over spike reference with AL/LA/spike, while maintaining 7% NMOS gain**




# Device Mobility and Reliability with AL/LA/Spike Sequence



**AL/LA/spike results in same NBTI lifetime and mobility with 1350°C LA as spike reference**


# SSRM Image of C Co-Implant with Spike Anneal



**C co-implant reduces vertical junction depth and lateral diffusion, consistent with SIMS profiles and reduced C<sub>ov</sub>**



# SSRM Image of Device with LA-only




**LA only reduces vertical junction depth and lateral diffusion, consistent with SIMS profiles and reduced  $C_{ov}$**


# LA Micro-Uniformity Measured by Capres



(Courtesy: W. VanDerVorst, IMEC)



## 2D-contours



- Sample:
  - 1200C Laser-annealed sample (As - 5keV) (no absorbing layer film)

**Excellent uniformity with min-max range ~ 2%**

# Summary



- **Spike RTA plus medium power LA is compatible with POR CMOS processes**
  - Maintains poly depletion improvement
  - Maximizes device performance
  - Preserves dielectric quality and transistor lifetime
- **Lowering F dose and gate dielectric N content are beneficial**
  - Reduce additional charges generated by LA
  - Should enable optimized device performance and lifetime, even with high power LA
- **Altering thermal process sequence to have spike RTA after LA produces best results**
  - Large PMOS performance improvement with high power LA
  - No mobility or lifetime degradation
  - Spike RTA “heals” dielectric damage and charges induced by LA

