## Device Variability and USJ Implant & Anneal Options Limited by Strain-Si and Highk Gate Process Integration

John Ogawa Borland J.O.B. Technologies Aiea, Hawaii July 19, 2007 www.job-technologies.com

J.O.B. Technology (Strategic Marketing, Sales & Technology)

### Outline

#### Introduction: Device & Process Variation Caused By Implant & Annealing

- Channel Doping Optimization
  - Extension & HALO Implantation Options
  - Annealing Options
  - Metrology
    - Implanter signature
    - Annealer signature
- Channel Mobility Options
- Gate Stack Options
  - Tinv reduction
  - EOT scaling
- Summary

J.O.B. Technology (Strategic Marketing, Sales & Technology)

#### **Design For Manufacturing: Controlling Process** Variability Key For sub-45nm Node Manufacturing!

Figure 2. Challenges in Extending Si-CMOS Technology

#### Circuit design view:

- Power dissipation constraints
- SRAM stability
- Analog design challenges
- Device variability / Model accuracy.
- Design methodology / Tools
- Reliability

Cooperative circuit / technology co-design Innovation in devices and materials

#### Technology view:

Increasing

variability !!

#### Device leakage current Growing power dissipation !!

Delta Vt=>100mV (0.1V)! -Process proximity effects -Layout loading effects -Gate line edge roughness Process variability effects -Implant dopant positioning

-Thermally induced variation by RTA Key will be Characterization. **Reduction &** Accommodation

Circuit designers and process engineers must work together to address power dissipation and increasing variability concerns.

> T.C. Chen, IBM, IEEE Solid State Circuits Society Newsletter, Vol. 20, No. 3, Sept 2006, p.5





# Serial High Current Implanter Precision (Dose or Angle?)

#### **Influence of Angle Deviation on Tr.**

NMOS extension implant.

#### Gate delay component





Angle deviation becomes serious issue for Logic circuit

RENESAS

Kuroi & Kawasaki, USJ 2005

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

#### Large nMOS Vt Variation With Lamp Annealing Parameter Control we need tight parameter control since we are working in the steep Vt roll-off regime and little help is on the way servicos DS y 'tsat 2x degradation with lamps Hot wall 3x better and only 2.5x 50% degradation 0.75x Lgate tool parameter monitoring and closed-loop control + APC suitable techniques for low within-wafer and within-die variation design for manufacturing (parameter tolerance, pattern density) 24 03/13/2005 Junction Scaling ? (Th.Feudel et al.) J.O.B. Technology (Strategic 6

Marketing, Sales & Technology)

#### Within Die Parameter Fluctuation

### 





special reticle to contact processor core transistors

stacked data from 1920 measurements per wafer (120 transistors/die x 4 positions x 4 dies)

- all splits with conductive heating show less variation and a no difference between different positions.
- Problem esp. pronounced below 50 nm Lgate

Technology)

Junction Scaling ? (Th.Feudel et al.) 03/13/2005 26 J.O.B. Technology (Strategic 7 Marketing, Sales &



8

- Reducing the RTA temperature by 15K reduces the IDsat variation by about 20%.
- Further temperature reduction costs performance.

### Pattern Effects Worse With Flash or Laser Annealing

#### **Impact of Laser and Flash Annealing**



- Increase in Idsat variation by adding Laser or Flash anneal to the process flow due to a higher gate-to-drain overlap.
- Small increase in nMOS RVT variation, no impact on pMOS.

Th.Feudel @ 211th ECS Meeting / Symposium E1

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

13

May 9, 2007

ΔΜΙΙ

Smarter Choice

### Vt Process Variability: SSDM-2006



53 Si-atoms & 3.5 B-dopants (1e19cm-3) under gate



40 Si-atoms & 2.6 B-dopants (1e19cm-3) under gate



27 Si-atoms 1.7 B-dopants (1e19cm-3) under gate



Fig. 3. Dependence of the average threshold voltage,  $\langle V_T \rangle$ , and the standard deviation of the threshold voltage,  $\sigma V_T$ , on the average diameter of the polysilicon grains in a 30×30 nm MOSFET assuming midgap Fermi leviel pining.

A. Asenov, U of Glasgow, SSDM-2006, F-5-1, p.358

T. Skotnicki, ST, SSDM-2006, PL-1, p.2

#### Use In or B18H22 HALOs



Use metal gate electrode

Fig. 1 Schematic of the MOSFET structure simulated, showing different polysilicon grains an the corresponding potential distribution under the gate in the presence of surface potential pinning at the gate grain boundaries.

### **32nm Node FEOL Obstacles**

- Gate Stack: hybrid high-k and mixed with SiON & poly
  - Increase high-k from a medium-k of 8-12 to >20
  - High quality <0.6nm SiO2 interface by low temp RTO</li>
  - Extending SiON use to 32nm node by >30%N
  - Tinv reduction by increasing poly dopant activation with SiON and high-k MIPS (metal inserted poly stack)
- Channel Mobility Engineering

Marketing, Sales & Technology)

- Push limit of localized strain-Si to >2GPa and reduce strain relaxation
- Localized Ge-channel for nMOS & pMOS
- Channel Dopant Engineering (doping & annealing integration)
  - HALO/pocket optimization (multi-HALO, iso-scan, B18, In, As4 or P4)
    - Junction quality (msec dopant activation and leakage)
  - SDE optimization (serial spot -vs-ribbon beamline or plasma, multi-tilt, B18, Sb or P4)

11

• Retained dose limits & junction quality (msec dopant activation and leakage)

Other: Detection & metrology techniques

### Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- Channel Doping Optimization
  - Extension & HALO Implantation Options
  - Annealing Options
  - Metrology
    - Implanter signature
    - Annealer signature
- Channel Mobility Options
- Gate Stack Options
  - Tinv reduction
  - EOT scaling
- Summary

J.O.B. Technology (Strategic Marketing, Sales & Technology)

### **Challenges Facing Ultra Shallow Junctions At The 32nm Node**

Not ITRS Roadmap (JOB Customer's Roadmap)

Node	65nm	45nm	32nm
Хј	15- 30nm	12-20nm	9-20nm
Maximum Diffusion	Spike 10-	Spike+msec or ms+spike	msec only
	20nm	5-15nm	0-5nm
Implant	200eV	200eV	<100eV
Energy	to 1keV	to 500eV	to 500eV
J.O.B. Technolo Marketing, Sale Technology)	gy (Strategic s &		

#### **USJ Problems**

- Energy contamination <0.1% so decel ratio <2/1
- No channeling so need PAI but no EOR damage after anneal degrading junction leakage
- Enhanced dopant activation above Bss without diffusion Productivity >30wph

13





### PAI Enhanced Activation At Lower Flash Temperatures But EOR Damage/Leakage



### **Laser Annealed**

B-defects PL=19 3E-7A/cm2

 $\begin{array}{c} \mathsf{BF}_2\text{-}\mathsf{EOR} \text{ damage} \\ \mathsf{PL=27} \\ \mathsf{3E-6A/cm2} \end{array} \xrightarrow{\mathsf{B}_{18}\mathsf{H}_{22}\text{-}\mathsf{clean} \\ \mathsf{PL=13} \\ \mathsf{1E-7A/cm2} \\ \mathsf{IE-7A/cm2} \\ \end{array}$ 

J.O.B. Technology (Strategic Marketing, Sales & Technology) B<sub>18</sub>H<sub>22</sub>+PAI -amorphous (11.5nm) PL=55 <sup>17</sup> 2E-2A/cm2

· REALISCEICE ICOLO

Sample B4 magnification 100KX (upside down)





### **B Retained Dose & Flash Bss Versus Xj**



Technology)

20

### Nsurf: Enhanced Dopant Activation With B18H22 Without PAI For Diffusion-less Annealing (NEC USJ Phase 1)





#### Ribbon Beam Paint Brush Striping Pattern To Quad-mode 4-Fold Symmetry Signature Pattern

Issue for DRAM with 10 degree tilted As implant for nMOS at 70nm node resulting in device asymmetry that can not be corrected with quad implant, also 65nm node



#### Ribbon Beam Paint Brush Striping Pattern To Quad-mode 4-Fold Symmetry Signature Pattern

Issue for DRAM with 10 degree tilted As implant at 70nm node resulting in device asymmetry that can not be corrected with quad implant, also 65nm node logic





### **2mm SPV Metrology Of HC Spot Beam-1**



Fig. 4. Double mechanical scan implanter. Schematic showing the locus of the beam centroid in the wafer's frame of reference. The faster mechanical scan axis is horizontal. The wafer vertical position is incremented at the end of each horizontal scan.



Figure 1: Sensitivity of QCS at ±10% Dose Variation





Figure 4a: medium resolution map of a high dose implant from an implanter with two mechanical scans



Figure 4b: same implant conditions as in 4a after annealing

- Typical implant profile measured after implant on a tool with a two mechanical scan system and after RTP annealing
- Beam profile and scan pitch are dominating the non-uniformity

C. Krueger et al., AMD, IIT-2006



### Without Spike/RTA, msec Annealing **Uniformity Signature Is Critical**

Spike/RTA: no lamps

**Flash Anneal** 

#### 1050 HTSP





ACCENT







Laser Anneal

SIPHER

#### - 🗆 ×

#### Macro-mapping Micro-mapping +



Example: Macro-map of 300mm blanket wafer showing non-uniformity from laser anneal



Micro-map showing close-up of striping caused by overlap region

Spatial Fingerprinting residual damage from wafer-scale to device scale

### PLi 1 um to **0.1um Resolution** & Detect Before Wafer Breakage?

81 µm

100 um









Figure 2: 30 mm sheet resistance line scan perpendicular to the laser scan direction using a 10  $\mu$ m pitch four-point probe and a step size of 25  $\mu$ m. The vertical lines define the area which was consecutively probed with different probe pitches (cf. figure 3). A continuous function of the about resistance was approximated (thin line) for finite element method (FEM, **Q-X with guad-mode+DSA!** 



Figure 5: Selected probe pitch and line segment of the 5 mm line scan in figure 3. A line segment was chosen to represent the two main periodic variations of 3.65 mm (left) and ~750 μm (right).





Figure 6:  $45 \times 101$  point area scan measured with a 10  $\mu$ m pitch M4PP. The scan step size is 50  $\mu$ m and 250  $\mu$ m in the X- and Y-direction respectively. Raw data are represented by dots.

### **Correlation of DSA Micro-variation To Devices**





imec

Sample:

- 1200C Laser-annealed only sample (As - 5keV)

- Measurements:
  - Micro-4PP
  - Pitch : 20um, scan step : 200um





IWJT'07, Kvoto (Japan)

Тор

T. Hoffmann

22

Image image image in the image is a second secon

### Improving Junction Uniformity and Quality with Optimized Diffusion-less Annealing

John Borland<sup>1</sup>, Fumio Ohtsuka<sup>2</sup>, Takayuki Aoyama<sup>2</sup>, Takashi Onizawa<sup>2</sup> and Andrzej Buczkowski<sup>3</sup>,

<sup>1</sup>J.O.B. Technologies, 98-1204 Kuawa St. Aiea, Hawaii 96701 <sup>2</sup>Selete, 16-1 Onogawa, Tsukuba-Shi, Ibaraki-Ken, 305-8569, Japan <sup>3</sup>Nanometrics, 1320 SE Armour Dr., Suite B-2, Bend, OR 97702

IWJT-2007 June 8, 2007

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

### PLi Of Flash And 1000C Spike+Flash




### PLi Of 1000C Spike And 1000C Spike+Flash

1000°C Spike

Technology)



Borland et al., JOB/Selete/Nanometrics, IWJT 2007, S4-7



### PLi Of Flash And 900C Spike+Flash





## **Lifetime Measurements**



3 pins not visible Center not visible

1 pin not visible

Center slightly visible

1 pin not visible Center slightly visible

# Experimental Matrix RsL Results On Junction Quality & Semilab Rs (----)



#### Experimental Matrix

Implant	Anneal	Rs	%	Leakage	PLi	Global [%]	Local [%]
B 500eV	1000 Spike	532	2.6	1.0E-07	1630	10.7	1.0
B 500eV	1000 Spike+FLA	535	2.8	1.0E-07	1623	7.4	1.1
B 500eV	900 Spike + FLA	1248	6.2	1.0E-07	1310	8.9	0.8
B 500eV	FLA	2013	85	1.0E-07	488	23.6	3.7
Ge+B	1000 Spike	552	1.8	1.0E-07	1715	13.6	0.8
Ge+B	1000 Spike+FLA	564	1.9	1.0E-07	1650	15.1	0.8
Ge+B	900 Spike + FLA	1211	4.9	1.0E-07	852	92.1	0.3
Ge+B	FLA	498	2.1	1.2E-04	279	1.2	0.2
Ge+B	SPE	898	9.8	1.9E-04	282	1.9	0.4
B18	1000 Spike	588	2.9	1.0E-07	2164	13.0	0.4
B18	1000 Spike+FLA	597	2.9	1.0E-07	2108	16.0	0.4
B18	900 Spike + FLA	1098	2.3	1.0E-07	2165	9.6	0.4
B18	FLA	751	4.2	1.0E-07	1029	38.3	4.7
B18	SPE	1245	1.8	1.0E-07	657	12.3	0.2

### Spike 1<sup>st</sup> or msec Annealing 1<sup>st</sup>?

- AMD/Dresden at ECS May 2007 reported no degradation in gate oxide with spike1st + msec annealing for 65nm node volume porduction.
- IMEC at INSIGHTS May 2007 meeting reported that spike 1<sup>st</sup> + DSA laser annealing results in gate oxide degradation compared to DSA 1<sup>st</sup> followed by spike. At IWJT June 2007 reported better device results but must add post laser anneal to reactivate dopant!
- Mattson at INSIGHTS May 2007 reported that FLA 1<sup>st</sup> followed by spike results in deeper junctions than spike 1<sup>st</sup> +FLA. Also spike+FLA resulted in higher dopant activation than FLA+spike annealing sequence.
- TSMC at IEDM-2006 reported better Rs with msec+spike compared to spike+msec for Ge+BF<sub>2</sub>.
- Asian company reported that better L<sub>G</sub> control (SDE lateral diffusion) with spike+LSA compared to LSA+spike.
- Renesas at IWJT June 2007 reported LSA 1<sup>st</sup> better but again must
  add 10.5 Technologica (Strategic step to reactivate dopant.



Narihiro et al., NEC, IEEE/RTP 2006, p.147

J.O.B. Technol Marketing, Salu Technology)



Fig.10  $T_{inv}$  (EOT + inversion layer + gate depletion) reduction with gate-poly pre-dope optimization for different thermal budgets (spike anneal (SA) or laser anneal (LA)).



## Enhanced SDE & HALO Dopant Activation (NEC Phase 2)

<900C Spike/RTA <750C SPE <1300C Flash <1300C Laser

Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

J.O.B. Technology (Strategic Marketing, Sales & Technology)

- pSDE (5E14 or 1E15/cm2 dose limited by Bss)
  - **B**: 200eV/1E15
  - **BF2**: 1keV/1E15
  - **B10**: 2keV/1E14
  - **B18**: 4keV/5E13
- HALO (3E13/cm2 dose)
  - As: 20keV/3E13
  - As2: 40keV/3E13
  - As4:: 80keV/3E13
  - **Sb**:
- nMOS
  - nSDE (1E15/cm2 or > dose)
    - As: 1keV/1e15
    - As2: 2keV/1E15
    - As4: 4keV/1E15
    - P:
    - P2:
    - P4:
    - Sb:
  - HALO (3E13/cm2 dose)
    - B: 3keV/3E13
    - BF2: 15keV/3E13
    - In:
    - B10: 30keV/3E12
    - B18: 60keV/1.5E12

## Molecular Dopants and High Mass Dopants for HALO and Extension Implantation

Akira Mineji<sup>1</sup>, John Borland<sup>2</sup>, Seiichi Shishiguchi<sup>1</sup>, Masami Hane<sup>1</sup>, Masayasu Tanjo<sup>3</sup> and Tsutomu Nagayama<sup>3</sup>

<sup>1</sup>NEC Electronics Corp., 1120, Shimokuzawa, Sagamihara, Kanagawa, 229-1198, Japan

<sup>2</sup>J.O.B. Technologies, 98-1204 Kuawa St. Aiea, Hawaii 96701

<sup>3</sup>Nissin Ion Equipment, 575, Kuze-Tonoshiro-Cho, Minami-Ku, Kyoto, 601-8205, Japan

IWJT June 8, 2007

J.O.B. Technologies (Strategic Marketing, Sales & Technology)





		Ion	Energy	Dose (Equiv.)		Ion	Energy	Dose (Equiv.)
	N-SDE	As	3keV	lel5	P-SDE	BF2	3keV	lel5
		As2	6keV	lel5		B10Hx	7.5keV	lel5
		P2	3keV	lel5		B18Hx	15keV	lel5
		Sb	5keV	lel5				lel5
	N-Halo	As	40keV	3E13	P-Halo	BF2	20keV	3E13
		As2	80keV	3E13		B10Hx	50keV	3E13
		Sb	65keV	3E13		In	45keV	3E13

Dopant Movement! SPE 0nm 900C Spike 0nm Flash +2-3nm 1050C Spike +25nm

Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8





#### **No PAI For Good Junction Quality**

#### P-SDE (B10, B18, BF2)

Rs dependent on anneal conditions and ion species



The larger B cluster size ion implantation obtained lower sheet resistance at SPER

J.O.B. Technologies (Strategic Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8 Marketing, Sales & Technology) NEC

#### P-Halo (In, B10, BF2)

Rs dependent on anneal conditions and ion species Indium FLA results different from Toshiba IWJT



NEC

Activation as the halo dopant is not enough by SPER, even if it is cluster I/I Indium is independent on the anneal condition ⇒ Indium may be function as the halo by SPER

Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

### **P-Halo (In, B<sub>10</sub>, BF<sub>2</sub>)**

Leakage current density



In case of indium I/I, a leakage current was detected by RsL. The leakage current depend on the anneal condition. ⇒ High temperature annealing can reduce the leakage.

Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

### **Sb SPE Better Activation Than As**

#### IOL MINIOG (TOOLIN BUC):



Figure 5. SIMS depth profiling of the Sb 3e14cm<sup>-2</sup>@10keV as implanted and annealed. As profile (3e1Scm<sup>-2</sup>) is also shown.



Figure 6 Sheet resistance comparison for Sh 3e14cm<sup>2</sup> @10keV and As 3e14cm<sup>2</sup>@5keV implanted junctions.



Figure 7 Sheet resistance/junction depth tradeoff comparison of published data (RTP; and LTP p-type) to the Sb junctions. The best Sb 3e14cm<sup>2</sup> point correspond to 3e14cm<sup>2</sup> dose while 1<sup>2</sup>@5keV 3e15cm<sup>2</sup> gives deeper and more resistive junction signifying non-linear deactivation kinetics.

J.O.B. Technology (Strategic Marketing, Sales & Technology)

Ponomarevet al, Philips, VLSI Sym. June 2001

eage

undino mme lel



### **Arsenic, Phos. or Antimony For nSDE?**

1000



Marketing, Sales & Technology)

FLA<As> sRTA<Sb> Rs [Ohms/sq.] SPER<Sb **FLA<S** 100 10 100 Xj @1E18/cm3 [nm] Fig.15 Rs-Xj characteristics annealed by FLA, SPER and FLA (Sb)

S. Kato et al., Selete, IWJT 2007, S8-5

#### N-Halo (As, As2, Sb)

Technology)

Rs dependent on anneal conditions and ion species



Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

NEC

12

### Summary Of NEC & Selete Data And Differences Between DNS & MTSN Flash



### PAI Enhanced Activation At Lower Flash Temperatures But EOR Damage/Leakage



-. Gelpy ECS Spring Meeting April 28, 2003

J.O.B. Technology (Strategic Marketing, Sales & Technology)

Kato et al., Selete, IWJT 2007, p.143

Vartek

## Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- Channel Doping Optimization
  - Extension & HALO Implantation Options
  - Annealing Options
  - Metrology
    - Implanter signature
    - Annealer signature
- Channel Mobility Options
- Gate Stack Options
  - Tinv reduction
  - EOT scaling
- Summary

J.O.B. Technology (Strategic Marketing, Sales & Technology)



J.O.B. Technology (Strategic Marketing, Sales & Technology) K. Goto, TSMC, Apr 2006 MRS **SiGe lowest cost for performance improvement** 



### Carbon Molecular Implant For nMOS Tensile Stress, Reported up to 2GPa!



Fig. 10. Stress data for various carbon cluster implant conditions and anneal conditions. Both C<sub>16</sub> and C<sub>7</sub> implants are shown to produce similar levels of stress. Data by UV Raman spectroscopy.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

W. Krull et al., SemEquip, INSIGHTS 2007

### AMD VLSI Sym 2007: 10% by PAI SPE For Stress Memorization





(b) Buried Oxide





Wei et al., VLSI 2007, 12A-2

### **Required Localized Strain Level**

- 90nm node 17% SiGe=0.6GPa
- 65nm node 20% SiGe=1.2GPa
- 45nm node 25% SiGe=1.5GPa
- 32nm node 30% SiGe=2GPa



UMC's 45nm process incorporated the latest technology advancements



#### SiGe Local Strain

#### Mobility Dependence on Implant Species, Dose and RTA Conditions



- For a given RTA, mobility degrades above a certain dose ("critical dose")
- Critical dose depends on RTA: higher thermal budget, lower critical dose
- Critical doses: Si (P) 5 x 10<sup>12</sup> to 3 x 10<sup>13</sup> cm<sup>-2</sup>, B 10<sup>14</sup> ~ 10<sup>15</sup> cm<sup>-2</sup>
- For Ge (As) the mobility is already decreasing at a dose as low as 10<sup>13</sup> cm<sup>-2</sup>

J.O.B. Technologies (Strategic Marketing, Sales & Technology) vTech 2003



### Mobility Degradation (Strain Relaxation) With Laser Annealing But DSA 1<sup>st</sup> Is Best



### But 45nm Node Process Integration Requires 3-Spike Anneals for Poly/SD, Disposable Spacer & SMT Stressor Then msec Annealing



J.O.B. Technology (Strategic Marketing, Sales & Technology)

Toshiba/NEC/Sony, VLSI Sym. 2007, 12A-3

## Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- Channel Doping Optimization
  - Extension & HALO Implantation Options
  - Annealing Options
  - Metrology
    - Implanter signature
    - Annealer signature
- Channel Mobility Options
- Gate Stack Options
  - Tinv reduction
  - EOT scaling
- Summary

J.O.B. Technology (Strategic Marketing, Sales & Technology)



Laser anneal has been demonstrated to meet the ITRS roadmap for extension sheet resistance versus junction depth Laser anneal not yet demonstrated to significantly reduce  $T_{OX}^{INV}$ without excessive gate current

### Reduced Tox(inv) by increasing active dopant in poly electrode Need B=1-6keV, 5-20E15 dose

M. Rodder, TI, vTech 2005



### Enhanced Poly Activation Not Detected By SIMS! Need SRP? Also What Is Grain Size Effects?







Arsenic SIMS-profiles in poly-Si with different laser annealing temperatures.

Boron SIMS-profiles in poly-Si with different laser annealing



Figure 2

a) P-poly sheet resistance measured after different laser annealing temperatures with two different annealing times (800  $\mu s$  and 1600  $\mu s$ ); b) N-poly sheet resistances measured at different laser annealing temperatures for an annealing time of 800  $\mu s$ .

Phosphorus SIMS-profiles in poly-Si with different laser annealing temperatures.

Y. Chen et al., TI, ECS May 2005, PV 2005-05, p. 171
## RTA Roadmap









# What is biggest leverage of HK+MG?

#1: Power Reduction (energy efficient computing) 1/10<sup>th</sup> gate oxide leakage

Why only 1/5<sup>th</sup> source-drain leakage 0.1x and not

IL effect?#2: Performance Increase 20% higher drive current

#3: Scaling

Higher drive allows scaled transistor width





>0.01x?

MTB 6/07

J.O.B. Technology (Strategic Marketing, Sales & Technology)

# What is most suitable process for HK+MG?

## deposition methods and materials



Interview Mark Bohr of Intel, VLSI Sym. 2007

MTB 6/07

# What is most suitable process for HK+MG?

## deposition methods and materials



Interview Mark Bohr of Intel, VLSI Sym. 2007

MTB 6/07

# What is most suitable process for HK+MG?

## deposition methods and materials



Interview Mark Bohr of Intel, VLSI Sym. 2007

MTB 6/07

# When will HK+MG be more than 50% of market?



>50% of all Intel CPU shipments will be HK+MG by 3Q '08



# **Poly & USJ Activation Roadmap**

### 45nm & 32nm Node

### 65nm & 45nm Node

Spike/RTA

-poly dopant diffusion & activation -improved Tox(inversion) -USJ diffusion

## IBM VLSI 2007 45nm 1000C Spike

#### Lower Temperature Spike/RTA -poly dopant diffusion

#### Flash or Laser

-improved poly dopant activation
-improved Tox(inversion)
-USJ diffusion-less activation

32nm & 22nm Node

Flash, Laser or SPE -USJ diffusion-less activation

Borland, Semiconductor International, Dec. 2006, p.49

### 45nm node Process Integration Options: IBM 1)Gate 1<sup>st</sup> (medium k=7-12)

Japan 2)Disposable spacer (medium k=7-12)

? 3)Replacement gate (high k>20 by ALD for step coverage)



Fig. 15. (a) C-Vcharacteristics for p-FET show no electrical change (EOT) by the LSA in W-gated stack. (b) Gate leakage characteristics show redution with the additional LSA.

Fig. 3. (a)  $P^+/N$  sheet resistance and (b) contact resistance of peripheral P-FET. Laser annealing was performed with different laser power density (A > B > C) at 3<sup>rd</sup> implementation (reactivation).



Table 1. The imp	provements of	sheet resist	ances (N⁺/P	and P⁺/N) and	cont
act resistances (N	J <sup>+</sup> and P <sup>+</sup> ) of D	RAM perip	oheral transis	stors.	

		N⁺/P R <sub>S</sub>	P⁺/N Rs	N⁺ R <sub>C</sub>	P⁺ R <sub>C</sub>
		( 🛛 🖓 🖓	( Ω/□ )	( Q/cnt )	(Ω/cnt)
	Control	191	938	446	1827
1 <sup>st</sup> Implementation	LSA Addition	186	<u>712</u>	434	<u>1393</u>
	Gain	3 %	24 %	3 %	24 %
	Control	187	973	533	1778
2 <sup>nd</sup> Implementation	LSA Addition	147	<u>361</u>	437	<u>991</u>
	Gain	21 %	<u>63 %</u>	18 %	<u>44 %</u>
	Control	183	994	475	1793
3 <sup>rd</sup> Implementation	LSA Addition	147	<u>364</u>	547	<u>1096</u>
	Gain	20 %	64 %	-13 %	39 %

Fig. 1. Process flow after source/drain formation. Some thermal processes at 700 to 900 °C after source/drain activation can cause dopant deactivation.

G.H. Buh et al., Samsung, section 33.4, IEDM-06

# Summary

- Must Reduce Device & Process Variation
- Channel Doping Optimization
  - Improved implanter micro-uniformity
    - Molecular dopant species for Extension & HALO
  - Diffusion-less activation with improved micro-uniformity (how best to integrate?)
    - High temperature msec annealing for medium-k 8-15
    - Low temperature SPE <800C for high-k >20
  - Metrology for micro-uniformity detection
- Channel Mobility Options
  - Need >2GPa of strain but must optimize process integration to minimize strain relaxation
- At 32nm Node Many Different Gate Stack Options
  - Single hybrid or dual: poly/medium-k, MIPS/HK and metal/HK
  - Still poly/SiON for nMOS or pMOS
  - Process Integration options: gate 1<sup>st</sup>, gate last or hybrid combination

J.O.B. Technology (Strategic Marketing, Sales & Technology)