

Device Variability and USJ Implant & Anneal Options Limited by Strain-Si and High- k Gate Process Integration

**John Ogawa Borland
J.O.B. Technologies**

Aiea, Hawaii

July 19, 2007

www.job-technologies.com

Outline

- **Introduction: Device & Process Variation Caused By Implant & Annealing**
- Channel Doping Optimization
 - Extension & HALO Implantation Options
 - Annealing Options
 - Metrology
 - Implanter signature
 - Annealer signature
- Channel Mobility Options
- Gate Stack Options
 - T_{inv} reduction
 - EOT scaling
- Summary


Design For Manufacturing: Controlling Process Variability Key For sub-45nm Node Manufacturing!

Figure 2. Challenges in Extending Si-CMOS Technology

Circuit design view:

- Power dissipation constraints
- SRAM stability
- Analog design challenges
- Device variability / Model accuracy
- Design methodology / Tools
- Reliability

Technology view:



- Device leakage current
 - Growing power dissipation !!
 - Increasing variability !!
- Process proximity effects
 - Layout loading effects
 - Gate line edge roughness effects
 - Implant dopant positioning
 - Thermally induced variation by RTA

Key will be Characterization, Reduction & Accommodation

- Cooperative circuit / technology co-design
- Innovation in devices and materials


Circuit designers and process engineers must work together to address power dissipation and increasing variability concerns.

V_{th} Fluctuation on SRAM Operation

Stolk model (standard deviation of V_{th})

$$\sigma_{Vt} = \left(\frac{4\sqrt{4q^3\epsilon_{si}\Phi_B}}{\sqrt{3}} \right) \cdot \left[\frac{kT}{q\sqrt{4q\epsilon_{si}\Phi_B N_{sub}}} + \frac{T_{ox}}{\epsilon_{ox}} \right] \cdot \frac{4\sqrt{N_{sub}}}{\sqrt{W_{eff} L_{eff}}}$$

$$\sigma_{Vt} \propto \frac{EOT}{\sqrt{LW}}$$



Increase of σ_{Vth} cannot be accepted for 45nm and beyond



How to overcome

Improvement of SCE
Shallow junction
reduction of ΔL_{eff}

Control of physical gate length


Accurate doping

RENESAS

Serial High Current Implanter Precision (Dose or Angle?)

Influence of Angle Deviation on Tr.

NMOS extension implant.




Large nMOS Vt Variation With Lamp Annealing





Parameter Control

- we need tight parameter control since we are working in the steep V_t roll-off regime and little help is on the way



- tool parameter monitoring and closed-loop control + APC
- suitable techniques for low within-wafer and within-die variation
- design for manufacturing (parameter tolerance, pattern density)

Within Die Parameter Fluctuation




special reticle to contact processor core transistors
stacked data from 1920 measurements per wafer (120 transistors/die x 4 positions x 4 dies)


- all splits with conductive heating show less variation and a no difference between different positions.
- Problem esp. pronounced below 50 nm Lgate

Lower spike temp reduces device variation

Temperature Scaling




Temperature Scaling



- Reducing the RTA temperature by 15K reduces the ID_{sat} variation by about 20%.
- Further temperature reduction costs performance.


Pattern Effects Worse With Flash or Laser Annealing

Impact of Laser and Flash Annealing




- Increase in I_{dsat} variation by adding Laser or Flash anneal to the process flow due to a higher gate-to-drain overlap.
- Small increase in nMOS RVT variation, no impact on pMOS.


V_t Process Variability: SSDM-2006



16nm
53 Si-atoms
& 3.5 B-dopants
($1e19\text{cm}^{-3}$) under gate



12nm
40 Si-atoms
& 2.6 B-dopants
($1e19\text{cm}^{-3}$) under gate



8nm
8 nm
27 Si-atoms
1.7 B-dopants
($1e19\text{cm}^{-3}$) under gate






Fig. 3. Dependence of the average threshold voltage, $\langle V_T \rangle$, and the standard deviation of the threshold voltage, σV_T , on the average diameter of the polysilicon grains in a 30×30 nm MOSFET assuming midgap Fermi level pinning.

T. Skotnicki, ST, SSDM-2006, PL-1, p.2

A. Asenov, U of Glasgow, SSDM-2006, F-5-1, p.358

Use In or B18H22 HALOs

SIMS depth profiles of In



Surface In conc.
RTA: $3 \times 10^{17}\text{cm}^{-3}$
FLA: $< 10^{15}\text{cm}^{-3}$

Fig. 1 Schematic of the MOSFET structure simulated, showing different polysilicon grains and the corresponding potential distribution under the gate in the presence of surface potential pinning at the gate grain boundaries.

32nm Node FEOL Obstacles

- Gate Stack: hybrid high-k and mixed with SiON & poly
 - Increase high-k from a medium-k of 8-12 to >20
 - High quality <0.6nm SiO₂ interface by low temp RTO
 - Extending SiON use to 32nm node by >30%N
 - T_{inv} reduction by increasing poly dopant activation with SiON and high-k MIPS (metal inserted poly stack)
- Channel Mobility Engineering
 - Push limit of localized strain-Si to >2GPa and reduce strain relaxation
 - Localized Ge-channel for nMOS & pMOS
- Channel Dopant Engineering (doping & annealing integration)
 - HALO/pocket optimization (multi-HALO, iso-scan, B18, In, As4 or P4)
 - Junction quality (msec dopant activation and leakage)
 - SDE optimization (serial spot -vs-ribbon beamline or plasma, multi-tilt, B18, Sb or P4)
 - Retained dose limits & junction quality (msec dopant activation and leakage)
- Other: Detection & metrology techniques

Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- **Channel Doping Optimization**
 - Extension & HALO Implantation Options
 - Annealing Options
 - Metrology
 - Implanter signature
 - Annealer signature
- Channel Mobility Options
- Gate Stack Options
 - T_{inv} reduction
 - EOT scaling
- Summary

Challenges Facing Ultra Shallow Junctions At The 32nm Node

Not ITRS Roadmap (JOB Customer's Roadmap)

Node	65nm	45nm	32nm
Xj	15-30nm	12-20nm	9-20nm
Maximum Diffusion	Spike 10-20nm	Spike+msec or ms+spike 5-15nm	msec only 0-5nm
Implant Energy	200eV to 1keV	200eV to 500eV	<100eV to 500eV
J.O.B. Technology (Strategic Marketing, Sales & Technology)			

USJ Problems

- Energy contamination <0.1% so decel ratio <2/1
- No channeling so need PAI but no EOR damage after anneal degrading junction leakage
- Enhanced dopant activation above Bss without diffusion
- Productivity >30wph

Keep EOR Damage Within Junction

Borland, Matsuda & Sakamoto, VSEA/NEG,
Solid State Technology, June 2002, p. 83

Si & Ge PAI Rp






Fig. 9: Ge-PAI depth versus energy for $5E14/cm^2$ dose.




Implant Energy Versus Xj




PAI Enhanced Activation At Lower Flash Temperatures But EOR Damage/Leakage

Before B11=200eV now BF2=1.5keV
(Xj=19nm, 7nm of channeling)



(a) without Ge PAI


Using BF₂ + Ge-PAI
(Xj=14nm, +3nm of diffusion)



(b) with Ge PAI

Ito et.al, IWJT-2002

R_s vs. Peak Temperature



Effect of peak flash temperature on donor activation. There is a significant drop in R_s with increased peak temperature for non-PAI samples. In comparison, R_s for the low concentration PAI sample stays level in the temperature range investigated, indicating most of boron is active by 1150°C. (Ref. Mokhberi, Et. Al., IEDM 2002)

J. Gelpy

ECS Spring Meeting April 28, 2003





PHILIPS

Surdeanu et al., Philips, SSDM 2004




fRTP: diode leakage




J.O.B. Technology (Strategic Marketing, Sales & Technology)

Laser Annealed





650C SPE Annealed




But Co-Implants Increases Leakage

PHILIPS


C clusters



B Retained Dose & Flash Bss Versus Xj








Nsurf: Enhanced Dopant Activation With B18H22 Without PAI For Diffusion-less Annealing (NEC USJ Phase 1)




Micro Uniformity (Thermawave: 5-vs-1mm pitch)

Condition: As 20keV 1E15cm⁻² Tilt 7/Twist 0

Contents: Thermawave (near the wafer center: 1mm pitch measurement)



— Spot Beam-2: 1-D mechanical
— Spot Beam-1: 2-D mechanical
— Ribbon Beam 1-D mechanical







Ribbon Beam Paint Brush Striping Pattern To Quad-mode 4-Fold Symmetry Signature Pattern


Issue for DRAM with 10 degree tilted As implant for nMOS at 70nm node resulting in device asymmetry that can not be corrected with quad implant, also 65nm node



**Atomic and Electrical Maps
Confirming the Implant Pattern**
C. Evans, FWA, IIT-2004



Erokin, VSEA, IWJT 2006 4 degree tilt quad-mode implant
Bi-mode or Quad-mode





Grossmann et al., VSEA,
Solid State Technology,
July 2007, p. 71

Ribbon Beam Paint Brush Striping Pattern To Quad-mode 4-Fold Symmetry Signature Pattern


Issue for DRAM with 10 degree tilted As implant at 70nm node resulting in device asymmetry that can not be corrected with quad implant, also 65nm node logic

Line Scan (300 um spacing between data points)




	X	Y
mean =	5544.8	5576.3
st dev =	95.46	13.17
% st dev =	1.72	0.24
min =	5304.3	5512.2
max =	5663.8	5607.1
% p-p variation =	6.48	1.70

Single-mode scan




Bi-mode or Quad-mode




	X	Y	45 deg
mean =	716.9	716.7	715.4
st dev =	1.18	1.64	1.61
% st dev =	0.16	0.23	0.22
min =	710.3	705.1	710.6
max =	719.2	725.6	721.8
% p-p variation =	1.23	2.87	1.57

Technology)

Borland et al., March 2007 Semiconductor International Web-site paper




1mm Resolution



104.78 Ohm 183.75 Ohm

Single-mode Rs map




837.31 Ohm 831.84 Ohm 646.09 Ohm/sq 676.85 Ohm/sq

Quad-mode Rs map


E. Don et al., Semilab, INSIGHTS 2007, p. 134, May 2007

PLI for different quad-mode implants



Batch spot beam
& Spike RTA
combined
signatures by
Semilab Rs wih
1mm resolution

strategic



5% Rs global variation

2mm SPV Metrology Of HC Spot Beam-1




Fig. 4. Double mechanical scan implanter. Schematic showing the locus of the beam centroid in the wafer's frame of reference. The faster mechanical scan axis is horizontal. The wafer vertical position is incremented at the end of each horizontal scan.

A. Renau, VSEA, IIT-2004, p.284




Figure 1: Sensitivity of QCS at $\pm 10\%$ Dose Variation




Figure 4a: medium resolution map of a high dose implant from an implanter with two mechanical scans

Spike annealer signature





Figure 4b: same implant conditions as in 4a after annealing


- Typical implant profile measured after implant on a tool with a two mechanical scan system and after RTP annealing
- Beam profile and scan pitch are dominating the non-uniformity

Implanter Unique Non-Uniformity Signatures Due To Localized Angle/Dose Variation (1mm)


HC: batch spot beam




HC: ribbon beam



HC: spot beam-2







HC: spot beam-1



Without Spike/RTA, msec Annealing Uniformity Signature Is Critical



Spike/RTA: no lamps

1050 HTSP





Spike/RTA: lamps

Flash Anneal



Laser Anneal

Macro-mapping + Micro-mapping




Example: Macro-map of 300mm blanket wafer showing non-uniformity from laser anneal

Spatial Fingerprinting residual damage from wafer-scale to device scale


PLi 1 um to 0.1um Resolution & Detect Before Wafer Breakage?

PLi Inspection - Damage Recovery


Macro-mapping + Micro-mapping



PLI On-Product Measurements





PLI images of small test pads show process induced residual defectivity after USJ implantation and laser thermal annealing



Wafer Cracking With Flash & Laser Annealing

Higher
Pre-Heat
Temperature





TOSHIBA




Laser Anneal Exposure S

Y. Chen et al., ECS May 2005, PV 2005-05, p. 171




- Annealing time controlled by scanning velocity
 $t_{\text{dwell}} = \text{beam size}/\text{velocity}$
- For fixed dwell time, annealing temperature controlled by laser power density
- Temperature uniformity achieved by proper beam stitching

Macro-mapping + Micro-mapping




Example: Macro-map of 300mm blanket wafer showing non-uniformity from laser anneal




Micro-map showing close-up of striping caused by overlap region

Spatial Fingerprinting residual damage from wafer-scale to device scale



High-Resolution 4PP mapping on USJ



Micro-scale sheet resistance line scan on a Laser Annealed implanted wafer. The probe spacing was 3.0 μm .

DSA Line Laser Power Variation Even With a-C Layer (9% Global, 6% Local)




Figure 2: 30 mm sheet resistance line scan perpendicular to the laser scan direction using a 10 μm pitch four-point probe and a step size of 25 μm . The vertical lines define the area which was consecutively probed with different probe pitches (cf. figure 3). A continuous function of the sheet resistance was approximated (thin line) for finite element method (FEM),




Figure 5: Selected probe pitch and line segment of the 5 mm line scan in figure 3. A line segment was chosen to represent the two main periodic variations of 3.65 mm (left) and ~750 μm (right).

Q-X with quad-mode+DSA!





Figure 6: 45×101 point area scan measured with a 10 μm pitch M4PP. The scan step size is 50 μm and 250 μm in the X- and Y-direction respectively. Raw data are represented by dots.



Correlation of DSA Micro-variation To Devices



- Sample:
 - 1200C **Laser-annealed only** sample (As - 5keV)
- Measurements:
 - Micro-4PP
 - Pitch : 20um, scan step : 200um

T. Hoffmann et al., IMEC, IWJT 2007, p.137

WID : Long channel VT



- Variation = $(3\sigma)/\text{median}$ [calculated per die]
- **nMOS** → no apparent impact of sequence
- **pMOS** → degraded variation with "Laser-last" ["curing" effect]

Improving Junction Uniformity and Quality with Optimized Diffusion-less Annealing

John Borland¹, Fumio Otsuka², Takayuki Aoyama², Takashi Onizawa² and
Andrzej Buczkowski³,

¹J.O.B. Technologies, 98-1204 Kuawa St. Aiea, Hawaii 96701

²Selete, 16-1 Onogawa, Tsukuba-Shi, Ibaraki-Ken, 305-8569, Japan


³Nanometrics, 1320 SE Armour Dr., Suite B-2, Bend , OR 97702

IWJT-2007


June 8, 2007

PLI Of Flash And 1000C Spike+Flash


Flash






**1000°C Spike
+ Flash**



B, 0.5 keV, $1.0 \times 10^{15} \text{ cm}^{-2}$




Rs From Semilab




PLI Of 1000C Spike And 1000C Spike+Flash


**1000°C Spike
+ Flash**







Spike Only



B, 0.5 keV, $1.0 \times 10^{15} \text{ cm}^{-2}$




Rs From Semilab




PLI Of Flash And 900C Spike+Flash


Flash






**900°C Spike
+ Flash**



B, 0.5 keV, $1.0 \times 10^{15} \text{ cm}^{-2}$




Rs From Semilab




Lifetime Measurements

B 1000°C Spike + Flash -037/3




3 pins not visible
Center not visible

B 1000°C Spike -037/4




1 pin not visible
Center slightly visible

B 900°C Spike + Flash -037/2



1 pin not visible
Center slightly visible

Experimental Matrix RsL Results On Junction Quality & Semilab Rs (—)



Experimental Matrix

Implant	Anneal	Rs	%	Leakage	PLi	Global [%]	Local [%]
B 500eV	1000 Spike	532	2.6	1.0E-07	1630	10.7	1.0
B 500eV	1000 Spike+FLA	535	2.8	1.0E-07	1623	7.4	1.1
B 500eV	900 Spike + FLA	1248	6.2	1.0E-07	1310	8.9	0.8
B 500eV	FLA	2013	8.5	1.0E-07	488	23.6	3.7
Ge+B	1000 Spike	552	1.8	1.0E-07	1715	13.6	0.8
Ge+B	1000 Spike+FLA	564	1.9	1.0E-07	1650	15.1	0.8
Ge+B	900 Spike + FLA	1211	4.9	1.0E-07	852	92.1	0.3
Ge+B	FLA	498	2.1	1.2E-04	279	1.2	0.2
Ge+B	SPE	898	9.8	1.9E-04	282	1.9	0.4
B18	1000 Spike	588	2.9	1.0E-07	2164	13.0	0.4
B18	1000 Spike+FLA	597	2.9	1.0E-07	2108	16.0	0.4
B18	900 Spike + FLA	1098	2.3	1.0E-07	2165	9.6	0.4
B18	FLA	751	4.2	1.0E-07	1029	38.3	4.7
B18	SPE	1245	1.8	1.0E-07	657	12.3	0.2

Spike 1st or msec Annealing 1st?

- AMD/Dresden at ECS May 2007 reported no degradation in gate oxide with spike1st + msec annealing for 65nm node volume production.
- IMEC at INSIGHTS May 2007 meeting reported that spike 1st + DSA laser annealing results in gate oxide degradation compared to DSA 1st followed by spike. At IWJT June 2007 reported better device results but must add post laser anneal to reactivate dopant!
- Mattson at INSIGHTS May 2007 reported that FLA 1st followed by spike results in deeper junctions than spike 1st +FLA. Also spike+FLA resulted in higher dopant activation than FLA+spike annealing sequence.
- TSMC at IEDM-2006 reported better Rs with msec+spike compared to spike+msec for Ge+BF₂.
- Asian company reported that better L_G control (SDE lateral diffusion) with spike+LSA compared to LSA+spike.
- Renesas at IWJT June 2007 reported LSA 1st better but again must add 2nd LSA last step to reactivate dopant.

Multi-HALO Design With LSA

Narihiro et al.,
NEC, IEEE/RTP
2006, p.147

J.O.B. Technol
Marketing, Sales
Technology)






Fig.10 T_{inv} (EOT + inversion layer + gate depletion) reduction with gate-poly pre-dope optimization for different thermal budgets (spike anneal (SA) or laser anneal (LA)).

- Isolation
- Gox formation
- Gate pre-doping and patterning
- Gate activation by Spike-anneal
- Offset spacer formation
- Halo and SDE implantations
- Sidewall formation
- S/D implantation
- Activation by Laser anneal
- Ni salicidation
- Metallization



Enhanced SDE & HALO Dopant Activation (NEC Phase 2)

pMOS

- pSDE (5E14 or 1E15/cm² dose limited by Bss)
 - **B:** 200eV/1E15
 - **BF2:** 1keV/1E15
 - **B10:** 2keV/1E14
 - **B18:** 4keV/5E13
- HALO (3E13/cm² dose)
 - **As:** 20keV/3E13
 - **As2:** 40keV/3E13
 - As4:: 80keV/3E13
 - **Sb:**
- nMOS
 - nSDE (1E15/cm² or > dose)
 - **As:** 1keV/1e15
 - **As2:** 2keV/1E15
 - As4: 4keV/1E15
 - P:
 - **P2:**
 - P4:
 - **Sb:**
 - HALO (3E13/cm² dose)
 - **B:** 3keV/3E13
 - **BF2:** 15keV/3E13
 - **In:**
 - **B10:** 30keV/3E12
 - B18: 60keV/1.5E12

<900C Spike/RTA
<750C SPE
<1300C Flash
<1300C Laser

Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

Molecular Dopants and High Mass Dopants for HALO and Extension Implantation

Akira Mineji¹, John Borland², Seiichi Shishiguchi¹, Masami Hane¹, Masayasu Tanjo³ and Tsutomu Nagayama³

¹NEC Electronics Corp., 1120, Shimokuzawa, Sagamihara, Kanagawa, 229-1198, Japan



²J.O.B. Technologies, 98-1204 Kuawa St. Aiea, Hawaii 96701

³Nissin Ion Equipment, 575, Kuze-Tonoshiro-Cho, Minami-Ku, Kyoto, 601-8205, Japan

IWJT June 8, 2007



NEC Phase 1 Results

Borland et al., IWJT 2006




NEC Phase 1 Results

Borland et al., IWJT 2006



	Ion	Energy	Dose (Equiv.)		Ion	Energy	Dose (Equiv.)
N-SDE	As	3keV	1e15	P-SDE	BF2	3keV	1e15
	As2	6keV	1e15		B10Hx	7.5keV	1e15
	P2	3keV	1e15		B18Hx	15keV	1e15
	Sb	5keV	1e15				1e15
N-Halo	As	40keV	3E13	P-Halo	BF2	20keV	3E13
	As2	80keV	3E13		B10Hx	50keV	3E13
	Sb	65keV	3E13		In	45keV	3E13

Dopant Movement!
SPE 0nm
900C Spike 0nm
Flash +2-3nm
1050C Spike +25nm




No PAI For Good Junction Quality

P-SDE (B10, B18, BF2)

NEC
7

Rs dependent on anneal conditions and ion species




The larger B cluster size ion implantation obtained lower sheet resistance at SPER

P-Halo (In, B10, BF2)

R_s dependent on anneal conditions and ion species

Indium FLA results different from Toshiba IWJT


2002



Activation as the halo dopant is not enough by SPER, even if it is cluster I/I
Indium is independent on the anneal condition \Rightarrow Indium may be function as the halo by SPER

P-Halo (In, B₁₀, BF₂)

Leakage current density



In case of indium I/I, a leakage current was detected by RsL.
The leakage current depend on the anneal condition.
⇒ High temperature annealing can reduce the leakage.

Sb SPE Better Activation Than As




Figure 5. SIMS depth profiling of the Sb 3e14cm⁻²@10keV as implanted and annealed. As profile (3e15cm⁻²) is also shown.




Figure 6. Sheet resistance comparison for Sb 3e14cm⁻² @10keV and As 3e14cm⁻²@5keV implanted junctions.





Figure 7. Sheet resistance/junction depth trade-off comparison of published data (RTP; and LTP p-type) to the Sb junctions. The best Sb point correspond to 3e14cm⁻² dose while 3e15cm⁻² gives deeper and more resistive junction signifying non-linear deactivation kinetics.

N-SDE (As, As₂, P₂, Sb)


R_s dependent on anneal conditions and ion species



Mineji et al., NEC/JOB/Nissin, IWJT 2007, S4-8

R_s of Sb is decreases with reducing the anneal temperature

High Activation via Non-Equilibrium Processing



Near order of magnitude improvements (over solubility) in activation are possible!

Arsenic, Phos. or Antimony For nSDE?




Fig.6 The dependence of lamp power in FLA on Rs of As doped n+/p junction

J.O.B. Technology (Strategic Marketing, Sales & Technology)





Fig.15 Rs-Xj characteristics annealed by FLA, SPER and FLA (Sb)

N-Halo (As, As₂, Sb)

NEC
12


R_s dependent on anneal conditions and ion species




Sheet resistance by SPER is much higher
⇒ The increasing of the As halo dose reduces the R_s by SPER

Summary Of NEC & Selete Data And Differences Between DNS & MTSN Flash

Bss (atoms/cm³)



PAI Enhanced Activation At Lower Flash Temperatures But EOR Damage/Leakage



vs. Peak Temperature




Fig.1 The dependence of lamp power in FLA on Rs of B doped P+/n junction
Kato et al., Selete, IWJT 2007, p.143

donant activation. There is a significant drop in R_s with increased peak temperature for non-for the low concentration PAI sample stays level in the temperature range investigated, 1150°C. (Ref. Mokhberi, Et. Al., IEDM 2002)


Gelpy ECS Spring Meeting April 28, 2003



Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- Channel Doping Optimization
 - Extension & HALO Implantation Options
 - Annealing Options
 - Metrology
 - Implanter signature
 - Annealer signature
- **Channel Mobility Options**
- Gate Stack Options
 - T_{inv} reduction
 - EOT scaling
- Summary

Process Induced Strains



IBM VLSI Sym 2007: 6% by C Imp. SPE

Liu et al., VLSI
2007, p.44






Fig. 10 NFET junction leakage comparison between e-Si:C and control devices. There is a slight leakage increase due to e-Si:C but it is within the acceptable range.




Fig. 1 Process flow for NFET with e-Si:C using (a) the conventional recess etch and selective epi approach, (b) the novel implantation and solid-phase epitaxy technique.




Fig. 7 Sheet resistance of As doped SPE Si:C as a function of total C content. The As activation is degraded as more C is implanted.




Fig. 8 I_{on} - I_{off} performance comparison for NFETs with different stress elements (NL: neutral liner, TL: tensile liner). Drive current is improved by 6% due to the e-Si:C tensile stressor. When e-Si:C is integrated with TL, both the improvement by e-Si:C (6%) and the improvement by TL (13%) are retained and they are additive to each other.

Carbon Molecular Implant For nMOS Tensile Stress, Reported up to 2GPa!






Fig. 10. Stress data for various carbon cluster implant conditions and anneal conditions. Both C_{16} and C_7 implants are shown to produce similar levels of stress. Data by UV Raman spectroscopy.



AMD VLSI Sym 2007: 10% by PAI SPE For Stress Memorization



(a) Buried Oxide




(b) Buried Oxide



Required Localized Strain Level


- 90nm node 17% SiGe=0.6GPa
- 65nm node 20% SiGe=1.2GPa
- 45nm node 25% SiGe=1.5GPa
- **32nm node 30% SiGe=2GPa**



J.O.B. Technology (Strategic
Marketing, Sales &
Technology)



April 2006 MRS Tutorial
S. Thompson & K. Jones

UMC's 45nm process
incorporated the latest
technology advancements





SiGe Local Strain

Mobility Dependence on Implant Species, Dose and RTA Conditions



- For a given RTA, mobility degrades above a certain dose ("critical dose")
- Critical dose depends on RTA: higher thermal budget, lower critical dose
- Critical doses: Si (P) 5×10^{12} to 3×10^{13} cm⁻², B $10^{14} \sim 10^{15}$ cm⁻²
- For Ge (As) the mobility is already decreasing at a dose as low as 10^{13} cm⁻² **10**

LSA Strain Relaxation Limits



C. Cheirigh et al., MIT. ECS Trans., vol.3, no. 2, p.355, Oct. 2006




Fig.10 Ion-Lmin as a function of implant species after MSA on implanted SiGe.






Fig.11 Improved junction leakage due to implant species after MSA.

Mobility Degradation (Strain Relaxation) With Laser Annealing But DSA 1st Is Best



T. Hoffmann et al., IMEC, IWJT 2007, p.137


But 45nm Node Process Integration Requires 3-Spike Anneals for Poly/SD, Disposable Spacer & SMT Stressor Then msec Annealing




Outline

- Introduction: Device & Process Variation Caused By Implant & Annealing
- Channel Doping Optimization
 - Extension & HALO Implantation Options
 - Annealing Options
 - Metrology
 - Implanter signature
 - Annealer signature
- Channel Mobility Options
- **Gate Stack Options**
 - **T_{inv} reduction**
 - **EOT scaling**
- Summary

- Laser annealing processes have been demonstrated for 65nm CMOS ...



A. Shima, VLSI, 2004.



S. K. H. Fung, VLSI, 2004.


Laser anneal has been demonstrated to meet the ITRS roadmap for extension sheet resistance versus junction depth

Laser anneal not yet demonstrated to significantly reduce T_{ox}^{inv} without excessive gate current


Reduced $T_{ox}(inv)$ by increasing active dopant in poly electrode

Need B=1-6keV, 5-20E15 dose


M. Rodder, TI, vTech 2005




Enhanced Poly Activation Not Detected By SIMS! Need SRP? Also What Is Grain Size Effects?



Phosphorus SIMS-profiles in poly-Si with different laser annealing temperatures.



Arsenic SIMS-profiles in poly-Si with different laser annealing temperatures.



Boron SIMS-profiles in poly-Si with different laser annealing





Figure 2
a) P-poly sheet resistance measured after different laser annealing temperatures with two different annealing times (800 μ s and 1600 μ s);
b) N-poly sheet resistances measured at different laser annealing temperatures for an annealing time of 800 μ s.

Y. Chen et al., TI, ECS May 2005,
PV 2005-05, p. 171



RTA Roadmap



03/13/2005

Junction Scaling ? (Th.Feudel et al.)

J.O.B. Technology (Strategic Marketing, Sales & Technology)




- pMOS: -1.2 A Tox for RTA+Laser, -0.5 A for RTA+Flash Anneal
- nMOS: -1.2 A Tox for both

03/13/2005

Junction Scaling ? (Th.Feudel et al.)


19

Borland's Updated Gate Dielectric Roadmap





& KU Leuven



FUSI vs. RPG vs. MIPS

	MIPS	FUSI	RPG
Approach	Gate First	Dielectrics First Electrode Last	Gate Last


➤ Integration route

- ✓ FUSI follows standard CMOS process till NiSi S/D
- ✓ 75% process similarity with RPG
- ✓ Same dielectric process as in MIPS




What is most suitable process for HK+MG?

gate first or gate last




Gate First

- + Most like standard transistor process
- Temperature restrictions on gate materials



Gate Last

- + Fewer material restrictions due to temperature
- New process flow



Hybrid NMOS / PMOS

- + Optimize flow for available materials
- New process flow

Best flow is the one that works




What is biggest leverage of HK+MG?

#1: Power Reduction
(energy efficient computing)

Why only $0.1x$ and not $>0.01x$?
IL effect?

#2: Performance Increase
20% higher drive current


#3: Scaling
Higher drive allows scaled
transistor width



MTB 6/07


What is most suitable process for HK+MG?

deposition methods and materials




What is most suitable process for HK+MG?

deposition methods and materials




What is most suitable process for HK+MG?

deposition methods and materials



When will HK+MG be more than 50% of market?



>50% of all Intel CPU shipments will be HK+MG by 3Q '08



MTB 6/07

Poly & USJ Activation Roadmap

65nm & 45nm Node

Spike/RTA

+

Flash or Laser

- poly dopant diffusion & activation
- improved Tox(inversion)
- USJ diffusion

**IBM VLSI 2007 45nm
1000C Spike**

45nm & 32nm Node

**Lower Temperature
Spike/RTA**

- poly dopant diffusion

32nm & 22nm Node

Flash, Laser or SPE

- USJ diffusion-less activation

45nm node Process Integration Options:

IBM 1)Gate 1st (medium k=7-12)

Japan 2)Disposable spacer (medium k=7-12)

? 3)Replacement gate (high k>20 by ALD for step coverage)

Borland, Semiconductor
International,
Dec. 2006, p.49

DRAM p+ Dopant Deactivation During BEOL & LSA With Metal Gate




Fig. 15. (a) C-Vcharacteristics for p-FET show no electrical change (EOT) by the LSA in W-gated stack. (b) Gate leakage characteristics show reduction with the additional LSA.




Fig. 3. (a) P^+ /N sheet resistance and (b) contact resistance of peripheral P-FET. Laser annealing was performed with different laser power density (A > B > C) at 3rd implementation (reactivation).




Fig. 1. Process flow after source/drain formation. Some thermal processes at 700 to 900 °C after source/drain activation can cause dopant deactivation.

Table 1. The improvements of sheet resistances (N^+/P and P^+/N) and contact resistances (N^+ and P^+) of DRAM peripheral transistors.

		$N^+/P\ R_s$ (Ω/\square)	$P^+/N\ R_s$ (Ω/\square)	$N^+\ R_c$ ($\Omega/\text{cnt.}$)	$P^+\ R_c$ ($\Omega/\text{cnt.}$)
1 st Implementation	Control	191	938	446	1827
	LSA Addition	186	<u>712</u>	434	<u>1393</u>
	Gain	3 %	24 %	3 %	24 %
2 nd Implementation	Control	187	973	533	1778
	LSA Addition	147	<u>361</u>	437	<u>991</u>
	Gain	21 %	63 %	18 %	44 %
3 rd Implementation	Control	183	994	475	1793
	LSA Addition	147	<u>364</u>	547	<u>1096</u>
	Gain	20 %	64 %	-13 %	39 %

Summary

- Must Reduce Device & Process Variation
- Channel Doping Optimization
 - Improved implanter micro-uniformity
 - Molecular dopant species for Extension & HALO
 - Diffusion-less activation with improved micro-uniformity (how best to integrate?)
 - High temperature msec annealing for medium-k 8-15
 - Low temperature SPE <800C for high-k >20
 - Metrology for micro-uniformity detection
- Channel Mobility Options
 - Need >2GPa of strain but must optimize process integration to minimize strain relaxation
- At 32nm Node Many Different Gate Stack Options
 - Single hybrid or dual: poly/medium-k, MIPS/HK and metal/HK
 - Still poly/SiON for nMOS or pMOS
 - Process Integration options: gate 1st, gate last or hybrid combination