

Electrical Issues in Process Integration of SDE/Halo CMOS Junctions

Michael Current

Frontier Semiconductor, 199 River Oaks Parkway, San Jose, CA 95134
www.frontiersemi.com

- * Transistor effects of SDE/halo process choices**
- * Junction effects for SDE/halo implants**
- * Metrology options for SDE/halo**
- * Process integration example for ms-anneals**

Key co-workers: V. Faifer, J. Halim (FSM),
P. Timans (Mattson), T. Clarysse (IMEC)

Frontier Semiconductor

www.frontiersemi.com

1

CMOS Transistor: SDE/Halo/Well Dopants

p-MOS

SDE: B, BF_2 ,
 $\text{B}_{10}\text{H}_{14}$, $\text{B}_{18}\text{H}_{22}$,
B-clusters


PAI: Ge, Si, F
Cocktails: C, F, N,
 C_7H_7 , $\text{C}_{16}\text{H}_{10}$

SDE: As, P, Sb
 As_4 , P_4 ,
As-clusters

PAI: Ge, Si, F
Cocktails: C, F, N,
 C_7H_7 , $\text{C}_{16}\text{H}_{10}$

n-MOS

Halo: As, P, Sb,
As-clusters



Halo: B, BF_2 , In
 $\text{B}_{10}\text{H}_{14}$, $\text{B}_{18}\text{H}_{22}$,
B-clusters

Frontier Semiconductor

2

SDE/Halo Transistor Issues

Threshold voltage: V_{th}




SDE dose, X_j , abruptness, T_{ox} ,
Halo profile, gate doping, etc.

Drive Current: I_{on}

SDE dose, X_j , abruptness,
Gate overlap

Off-state Current, I_{off}


V_{th} , SCE, gate oxide leakage,
junction leakage (Halo dose)






R. Duffy et al., Philips/IMEC, ECS 06
Frontier Semiconductor

CMOS Scaling: S. Thompson, P. Packen, M. Bohr (1998)

Off-state Potentials



<ftp://download.intel.com/technology/itj/q31998/pdf/trans.pdf>



Frontier Semiconductor

Leakage Current Control for Low Power 65 nm




Fig. 6 Low damage junction engineering to mitigate junction leakage while maintaining good short channel effect.

There are 2 main sources of junction leakage for sub-100nm CMOS transistors: trap-assisted leakage due to damage from the high dose source/drain extension implants and band-to-band tunneling leakage due to the very steep and highly doped source/drain extension-well junctions that are required for low R_{EXT} and good control of short channel effects. Reduction of implantation damage can be achieved by optimization of dopant species and implant conditions, such that any residual implantation damage is fully contained inside the source/drain diffusions and thus kept away from the junction depletion regions. By grading the source/drain extension and well junctions the band-to-band tunneling leakage can be reduced, but at the expense of higher R_{EXT} . This loss in transistor performance can, however, be mitigated by the performance benefits of strained silicon.

But for 45 and 32 nm, “no” junction diffusion is allowed !!






Fig. 8 NMOS (upper) and PMOS (lower) total leakage, I_{LKG} , vs, drive currents, I_{on} , at 1.2V. Process I and II are unoptimized processes with better I_{off} and short channel control, but worse total leakage due to gate/junction leakages.

C.H Jan et al. (Intel) IEDM05
Frontier Semiconductor



Metrology Challenges for SDE/Halo (1)

Lightly-doped substrates

B-doped epi on n-Si (4×10^{14} d/cm³)
(~20 Ohm-cm)



T. Clarysse (IMEC) et al. E-MRS05






For p-USJ on lightly-doped Si:
Principal effect is a decrease
in Rs value with increasing loading
for contact probes (4PP, VPS).

Frontier Semiconductor

Metrology Challenges for SDE/Halo (2)

Medium-doped substrates

B-doped epi on medium doped n-Si
(7×10^{17} d/cm³, ~20 um, ~14 Ohm/sq)



For p-USJ on medium-doped Si:
Huge low R_s error for 4PP and VPS (SRP).
RsL and micro-4PP OK to 10 nm epi.
Active layer ~2 nm for 10 nm epi.

T. Clarysse (IMEC) et al. MRS06


Frontier Semiconductor

RsL – Non-Contact Sheet Resistance and Leakage Current


How it works

1. Free carrier creation (by the light) and measurement of the junction photo-voltage signal.
2. Carrier spreading (proportional to Rs).
3. Carrier recombination (leakage current).

IMEC Round Robin for 10 to 100 nm Epi



4PP (WC and EM),
Variable spacing 2-probe
Micro-4PP
RsL
**Only RsL (and micro-4PP) are free
of junction shorting effects.**





Frontier Semiconductor

SDE/Halo Integration: Sheet Resistance (1)

- B-USJ (0.5keV, 10^{15} cm^{-2});
- Ge - PAI (30keV, 10^{15} cm^{-2});
- As- HALO (40keV, $4*10^{13} \text{ cm}^{-2}$); ;
- Halo implant annealing: 10 s at 1050C before the PAI or B implants

Spike anneal	1050°C, 100 ppm O ₂ in N ₂
fRTP A 1.5ms	T _i =700°C+ΔT=600°C(T _p =1300°C)
fRTP B 1.5ms	T _i =700°C+ΔT=550°C(T _p =1250°C)
fRTP C 1.5ms	T _i =750°C+ΔT =600°C(T _p =1350°C)
fRTP D 1.5ms	T _i =750°C+ΔT =550°C(T _p =1300°C)




Addition of halo profile to SDE increases Rs by ~35% (decreased X_j).

V. Faifer et al. Insight (USJ07)
Frontier Semiconductor

Metrology Challenges for SDE/Halo (3)

Lightly-doped (10 ohm-cm) substrates (wide depletion, low leakage) have close agreement between RsL and 4PP measurements.

Heavy-doped (Halo, ~5e18) substrates (narrow depletion, higher leakage) shows strong loading pressure shifts with 4PP and higher RsL values.



SDE/Halo Integration: Sheet Resistance (2)

RTP and ms-anneals show systematic effects of base and peak temperature and halo doping with RsL.






Figure 4.4 Boron profiles of 250 eV implants at a dose of 10^{15} B/cm² and anneal effects for flash (2ms, $\Delta T = 550$ C) lamp annealing from base temperatures of 650 C (left) and 800 C (right). The peak temperatures are ~1200 C (left) and ~1350 C (right).

P. Timans et al.



Frontier Semiconductor


Leakage Current: Effect of Halo Doping and PAI Energy

Leakage current mechanisms under forward bias (R_{SL}) are:





- * carrier recombination
- * trap-assisted tunneling.

Depletion layer thickness ($W_{depletion}$) decreases with halo doping, increasing leakage current.

EOR damage within depletion layer increases leakage. EOR damage location depends on Ge PAI energy.



Implants & Leakage



SDE/Halo Integration: Leakage Current (1)

Low leakage for no Halo.



High leakage for single Flash anneal for Halo/PAI/SDE.

Lower leakage for post-Halo anneal followed by flash anneal of SDE (with no PAI).

Upshot:

Damage present before ms-scale anneals is *not* easily removed.

Integration of ms-anneals has large opportunity for leakage reduction.



M. Current et al. IIT06
Frontier Semiconductor

SDE/Halo Integration: Leakage Current (2)

Halo doping
increases leakage .



Higher peak temp.

Reduces leakage.

(Increases Xj)

PAI increases damage.

(An opportunity for
molecular & cluster ions)



Frontier Semiconductor

n-SDE/ p-Halo Components: IWJT07

p-Halo with In give high leakage.
 p-Halo with B_{10} or BF_2 is low leakage.

Combined SDE/Halo process next.




Fig. 8: Junction leakage results for the different pHALO implants.

A. Mineji et al. (NEC, Nissin, Mattson) IWJT07




Fig. 7: pHALO implant Rs results.




Fig. 9: Rs results for the various nSDE implants and anneals.


Frontier Semiconductor

Leakage Current: Epi layers



Epi-doped layers also have leakage current signatures.

Defects at growth interfaces impact activation & leakage.

Process issues for doped SiGe & Si-C strained epi.



T. Clarysse (IMEC) et al. MRS06



~8 nm "dead" layer

Frontier Semiconductor

Leakage Currents in RsL and Transistors

RsL measures the “process dependent” (damage and doping) component of junction leakage, the recombination/generation current amplitude, $I_o(A/cm^2)$.


RsL (forward bias ~ +26 mV)

*Recombination
Trap-assisted tunneling*

Transistors (reverse bias ~ -1 V)


*Generation
Trap-assisted tunneling
Band tunneling
Contact emission
Gate leakage
Sub-threshold current*

$$J = I_o(A/cm^2) * (e^{qV/kT} - 1)$$



Forward & Reverse Bias Leakage

RsL leakage (at $+V_t$) is slightly smaller than reverse bias leakage (including band-to-band tunneling), as expected.





T. Clarysse et al., Insight07 (USJ07)

Junction Leakage in Transistors

Area of SDE junction is ~2x channel area per transistor.

Junction leakage of $\sim 10^{-2}$ A/cm² exceeds entire operating limits for low-power devices (ITRS05).

Generation leakage currents are determined by implant residual damage and halo doping profiles, measured as recombination currents in RsL from 10^{-7} to $>10^{-2}$ A/cm².



SDE/Halo Integration: Process Agenda

Doping: (Dose, energy, ion type, beam current/scan rate, wafer temperature, PAI, incident angle, anneal).

1. SDE & Halo ion type (single or multiple dopant ions).
2. Halo angle & dose (X_j effects).
3. Diffusion-less anneals: RTA & cocktails, SPE, Flash, Laser.



Damage: (Dose, energy, ion type, beam current/scan rate, wafer temperature, PAI, incident angle, anneal).

1. Damage accumulation & annealing (ion type, scan rate).
2. Impact of Halo dose & damage on leakage.

Relevant Metrologies: RsL (Rs, leakage), Transistors (V_t, I_{on}, I_{off})

Goals: from T. Clarysse (IMEC)

- Improve our theoretical understanding of RsL
- Develop an accurate JPV simulator for RsL
- Gain better insights in RsL behavior under non standard conditions through modeling (simulations)



INSIGHT !!


T. Clarysse et al., Insight07 (USJ07)

IIT08 is a year away (June 2008) !

School:
June 5-7, '08

Conference:
June 8-13, '08

www.iit2008.com



IIT 2008 Monterey Conference Center
Monterey, California USA
June 8-13, 2008

17TH INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY

General Information
IIT 2008 will be located at the Monterey Conference Center and the Portola Plaza Hotel, adjacent to Monterey Bay, Fisherman's Wharf, and historic downtown Monterey.

This Conference Series is the premier world meeting for the presentation of the latest advances in all aspects of ion implantation, from the fundamentals of ion-solid interactions to manufacturing applications of the latest machines and systems. IIT is held every two years, rotating between sites in the United States, Europe, and Asia. IIT 2008 will be the 17th conference in this series.

Posters & Proceedings
The conference will cover a wide range of topics including Doping Processes, Implant Technology, Materials Science, Process Control and Yield, and Novel Applications. Ultra-Shallow Junctions will be a major feature covering recent advances, including Cluster Beams and Plasma Immersion. The conference program will consist of invited and oral presentations and poster sessions. For the duration of the conference there will be a Trade Exhibition featuring ion implantation equipment and service.

IIT School
The Conference will be preceded by a School featuring Ion Implantation Science and Technology. The IIT School will take place on **June 5-7, 2008**, in the Portola Plaza Hotel.

Conference Venue & Travel
There will be a strong Social Program to enable participants to sample the history and culture of the Monterey Bay Area, including a welcome reception, excursion, and banquet at the **Monterey Bay Aquarium**. Partners of conference attendees will enjoy a memorable program, including an opportunity to explore Monterey and the surrounding regions.

Official Language- The official language of the conference will be English. Simultaneous translation will not be provided.

Exhibition & Sponsorship
A **technical and industrial exhibition** will take place in the **Monterey Conference Center** throughout the scientific conference. Additional sponsorship opportunities are available.

For sponsorship information please contact Aaron Vanderpool by e-mail: Aaron.O.Vanderpool@Intel.com

Conference Chairs
Susan Felch, Applied Materials Amitabh Jain, Texas Instruments Ed Seebauer, University of Illinois
susan.felch@amat.com a-jain1@ti.com eseebaue@uiuc.edu
General Chair Technical Program Chair Publications Chair

Contact
AVS
Della Miller
110 Yellowstone Dr., Suite 120
Chico CA 95973
Phone: 530-896-0477
Fax: 530-896-0487
E-mail: della@avs.org

Frontier Semiconductor

23

www.frontiersemi.com

JTG, Process Controls, May 30, 2007

Coming also!

Ion Implantation Process Engineering

**Interaction of IC Process,
Machines & Devices**

**Michael I. Current
(and perhaps others)**

**A practical handbook for ion
implantation, annealing and
metrology for process controls.**

Draft editions: late 2008.

Frontier Semiconductor

24

www.frontiersemi.com

JTG, Process Controls, May 30, 2007