

# Elimination of Poly-Si Gate Depletion for Sub-65nm CMOS Technologies by Excimer Laser Annealing

Hiu Yung Wong, Hideki Takeuchi, Alvaro Padilla, Tsu-Jae King  
*Department of Electrical Engineering and Computer Sciences  
University of California, Berkeley, CA 94720-1770 USA*

Michael Ameen and Aditya Agarwal  
*Axcelis Technologies Inc., Beverly, MA 01915 USA*



November 10, 2005

**axcelis**


WCJTC Presentation

## Outline

- **Introduction**
  - Poly-Si gate technology
  - Excimer laser annealing (ELA) of Si
- **Properties of poly-Si films formed by ELA**
  - Dopant profile and film resistivity
  - Effective gate work function
  - Gate depletion effect
- **Impact of ELA-gate process on gate oxide**
- **Conclusion**

# Advantages of Poly-Si Gate



- **Compatible w/ high-temperature processing**
  - gate-first process flow
  - self-aligned source/drain
- **Easy to deposit**
  - LPCVD → minimal damage, good conformality
- **Easy to etch**
  - high selectivity to gate dielectric
- **Work function  $F_M$  is adjusted via doping**
  - n+ poly-Si for NMOS; p+ poly-Si for PMOS



H. Y. Wong *et al.*

- 3 -

# Gate Depletion



$$\frac{1}{C_{CET}} = \frac{1}{C_{DEP}} + \frac{1}{C_{OX}} + \frac{1}{C_{QM}}$$

Reduce  $I_{dsat} \sim C_G(V_{DD} - V_T)$


- **Gate depletion effect (GDE) is more dominating as the gate oxide thickness becomes thinner.**

H. Y. Wong *et al.*

- 4 -

# Gate Depletion

- Gate doping and activation processes



H. Y. Wong *et al.*

- 5 -

# Gate Depletion

- Rapid Thermal Annealing (RTA):

- Insufficient dopant activation

- Boron penetration

*B.Y. Kim et al., IRPS 1997*


- gate leakage,  $V_t$  variation, gate dielectric reliability, traps

- High-k dielectric

- Crystallization (*H. Kim et al., APL. 2003*)

- Oxygen vacancies generation (*H. Takeuchi et al., IEDM 04*)

→ Increases gate leakage



*C. Min et al., IEEEEDL 1998*

H. Y. Wong *et al.*

- 6 -

# Gate-Stack Process Challenges

From ITRS '04 Update

- **Control of boron penetration from doped silicon gate electrode**
- **Minimized depletion of dual-doped poly-Si gate electrodes**
- **Integration of high- $\kappa$  gate dielectric materials**

H. Y. Wong *et al.*

- 7 -

# Meeting the Challenges

- **Use pulsed-ELA to eliminate GDE without dopant penetration or gate dielectric damage**
  - **Maximum ratio of dopant diffusion in the gate electrode to dopant diffusion in the gate dielectric**  
(gate layer is ~fully melted)
  - **Ultra-short (~100ns) thermal process**  
(compatible with high- $\kappa$  gate-dielectric materials)

H. Y. Wong *et al.*

- 8 -

# Outline

- **Introduction**
  - Poly-Si gate technology
  - **Excimer laser annealing (ELA) of Si**
- **Properties of poly-Si films formed by ELA**
  - Dopant profile and film resistivity
  - Effective gate work function
  - Gate depletion effect
- **Impact of ELA-gate process on gate oxide**
- **Conclusion**

H. Y. Wong *et al.*

- 9 -

# ELA Applications

- **Large-grained poly-Si for thin-film transistors (TFTs) in active-matrix displays**
- **Ultra-shallow junction formation** B. Yu *et al.*, *IEDM* 1999  
~ $1.5 \times 10^{21} \text{ cm}^{-3}$  electrically active boron attained  
Y. Takamura *et al.*, *Journal of Applied Physics* Vol. 92, p. 230, 2002
- **Partial-melt ELA of Si gate to improve dopant activation**  
Y. F. Chong *et al.*, *IEEE Electron Device Letters*, Vol. 24, p. 360, 2003
- **Enhancement of poly-Si dopant activation by LA**  
Y. Chen *et al.*, *Symposium K1, ECS '05*


## This work:

- **Full-melt ELA of amorphous Si films for the formation of poly-Si gates with reduced gate depletion effect**

H. Y. Wong *et al.*

- 10 -

# ELA System



H. Y. Wong *et al.*

- 11 -


## Excimer Laser Annealing of Si

- **UV-laser light is efficiently absorbed by Si**

- $\alpha \sim 10^6 \text{ cm}^{-1}$  for  $\lambda < 350 \text{ nm}$
- Energy is transferred to phonons within  $\sim 1 \text{ ps}$   
→ **lattice heating**

- **Pulsed ( $\sim 40 \text{ ns}$ ) ELA:**


1. Most photons are absorbed within the top 10 nm of Si  
**Absorbed energy is transferred downward by thermal conduction**
2. Si heats up, and can melt  
**(Melt depth increases with fluence)**
3. Si solidifies as it cools



H. Y. Wong *et al.*

- 12 -

# Process Details




1. Thermal oxidation (~2.4nm)
2. Si LPCVD (55nm/ 45nm)  
amorphous Si → lower temperature  
 $T_m \cong 1400\text{K}$  for a-Si  
 $T_m = 1683\text{K}$  for poly-Si
3. Ion implantation  
Phosphorus:  $4 \times 10^{15} \text{ cm}^{-2}$  @ 2 keV  
Boron:  $4 \times 10^{15} \text{ cm}^{-2}$  @ 1 keV  
or  $1 \times 10^{16} \text{ cm}^{-2}$  @ 2 keV
4. LTO deposition to prevent contamination during ELA
5. ELA ( $\lambda=248\text{nm}$ ) to crystallize the gate and activate dopants  
melt time < 100ns


H. Y. Wong *et al.*

- 13 -

# Thermal Simulation




1. Melting time = 50ns (Top), 30ns (Bottom)
2. >18% windows



H. Y. Wong *et al.*

- 14 -

# Capacitor Fabrication



H. Y. Wong *et al.*

- 15 -

# Outline


- **Introduction**
  - Poly-Si gate technology
  - Excimer laser annealing (ELA) of Si
- **Properties of poly-Si films formed by ELA**
  - Dopant profile and film resistivity
  - Effective gate work function
  - Gate depletion effect
- **Impact of ELA-gate process on gate oxide**
- **Conclusion**

H. Y. Wong *et al.*

- 16 -



## Dopant Profile




SIMS analysis of ELA poly-Si film (640 mJ/cm<sup>2</sup>) with 70 nm-thick LTO capping layer removed:

- ✓ Uniform distribution  
Diffusivity of B in molten Si is ~10<sup>-4</sup> cm<sup>2</sup>/s
- ✓ No boron penetration into gate oxide

H. Y. Wong *et al.*

- 17 -

## Poly-Si Resistivity



- Low resistivity achieved for laser fluences below 550 mJ/cm<sup>2</sup> (full melt threshold)
  - $\rho < 0.6 \text{ m}\Omega\text{-cm}$  was also achieved for phosphorus doped films
- Resistivity increases above full-melt threshold
  - microcrystalline structure

H. Y. Wong *et al.*

- 18 -

# Outline


- Introduction
  - Motivations
  - Poly-Si gate technology
  - Excimer laser annealing (ELA) of Si
- Properties of poly-Si films formed by ELA
  - Dopant profile and film resistivity
  - **Effective gate work function**
  - Gate depletion effect
- Impact of ELA-gate process on gate oxide
- Conclusion

H. Y. Wong *et al.*

- 19 -

## $C_G$ vs. $V_G$ Characteristics

55 nm Si capped with 70 nm-thick LTO



- ELA conditions:
  - 640 mJ/cm<sup>2</sup>, 10 shots
- Control sample was thermally annealed
  - 10 hr @ 600°C (SPC) + 5s @ 850°C (RTA)
- QMCV simulation:
  - $T_{ox} = 24\text{\AA}$
  - $V_{FB} = 0.76V$
  - $N_{sub} = 5 \cdot 10^{17} \text{ cm}^{-3}$
  - $N_{poly} = 2 \cdot 10^{20} \text{ cm}^{-3}$

- $V_{FB}$  shift is seen for capacitor with ELA poly-Si gate

H. Y. Wong *et al.*


- 20 -

# Work Function ( $F_m$ ) Shift

- Thermal annealing CV is normal
  - No significant boron penetration ( $C_{min}$  not changed)
  - Correct  $V_{FB}$  as first order calculation

$$V_{FB} = f_{MS} - \frac{Q_f}{C_{ox}} = f_M - f_S - \frac{Q_f t_{ox}}{k_{SiO_2} e_o}$$

- Additional Fixed Charge after ELA?
  - $3.5 \times 10^{12} \text{ cm}^{-2}$
- Effective work function change?




H. Y. Wong *et al.*

- 21 -

# Investigation of $V_{FB}$ Shift

$$V_{FB} = f_{MS} - \frac{Q_f}{C_{ox}} = f_M - f_S - \frac{Q_f t_{ox}}{e_{SiO_2} e_o}$$




- $f_M$  is shifted toward midgap but can be restored after a moderate thermal anneal

H. Y. Wong *et al.*

- 22 -

# Poly-Si $F_M$ Shift and Recovery



- $F_M$  shift is very small for n+ poly-Si

- $F_M$  shift is significant for p+ poly-Si, but can be recovered by post-ELA annealing


**Likely cause is  $E_f$  pinning**

(Rapid quenching ( $10^{10}$ K/s)  
 → extrinsic defects at the gate-dielectric interface, which are reduced with additional annealing

## Outline

- **Introduction**
  - Poly-Si gate technology
  - Excimer laser annealing (ELA) of Si
- **Properties of poly-Si films formed by ELA**
  - Dopant profile and film resistivity
  - Effective gate work function
  - Gate depletion effect
- **Impact of ELA-gate process on gate oxide**
- **Conclusion**

# Effective Gate-Oxide Thickness




- Minimum  $T_{ox,inv}$  corresponds to near-complete melting
  - largest average grain size, highest active dopant conc.
- No dopant de-activation seen after post-ELA SPC and RTA
  - Improved  $T_{ox,inv}$  is attributed to
    - B diffusion to gate oxide interface, for low fluences
    - Secondary grain growth and reduced dopant segregation to grain boundaries, for high fluences

Gate depletion + inversion layer thickness < 5Å

H. Y. Wong *et al.*

- 25 -

# NMOS C-V Characteristics



- Measured C-V for ELA (~600mJ/cm²) + 1h @ 550°C + FGA
- QMCV simulation for  $N_{poly} = 3 \cdot 10^{20} \text{cm}^{-3}$
- QMCV simulation for  $N_{poly} = \infty$


45 nm Si capped with 43 nm-thick LTO

→ ELA poly-Si gate achieves CET within 1Å of metal gate

H. Y. Wong *et al.*

- 26 -

## PMOS C-V Characteristics



- Measured C-V for ELA (~600mJ/cm<sup>2</sup>) + 1h @ 550°C + FGA

- QMCV simulation for  $N_{\text{poly}}=3.5 \cdot 10^{20} \text{cm}^{-3}$

- QMCV simulation for  $N_{\text{poly}}=\infty$

→ ELA poly-Si gate achieves CET within 1 Å of metal gate

H. Y. Wong *et al.*

- 27 -

## Outline


- Introduction
  - Poly-Si gate technology
  - Excimer laser annealing (ELA) of Si
- Properties of poly-Si films formed by ELA
  - Experimental details
  - Dopant profile and film resistivity
  - Effective gate work function
  - Gate depletion effect
- Impact of ELA-gate process on gate oxide
- Conclusion

H. Y. Wong *et al.*

- 28 -

# Gate Leakage Current Density

55 nm Si capped with 70 nm-thick LTO



- ELA conditions:
  - 640 mJ/cm<sup>2</sup>, 10 shots
- Slightly higher leakage for ELA device, due to thinner  $T_{ox,inv}$


“RTA” = 10 hr at 600°C + 5 s @ 850°C

H. Y. Wong *et al.*

- 29 -

# Oxide Breakdown Distribution

55 nm Si capped with 70 nm-thick LTO



- ELA conditions:
  - 640 mJ/cm<sup>2</sup>, 10 shots
- Short gate melt time (<100 ns) and high  $T_m$  for SiO<sub>2</sub>  
→ SiO<sub>2</sub> quality is not degraded


“RTA” = 10 hr at 600°C + 5 s @ 850°C

H. Y. Wong *et al.*

- 30 -

# Gate Oxide Quality

55 nm Si capped with 45 nm-thick LTO




- ELA conditions:
  - 566 mJ/cm<sup>2</sup>, 1 shot
- SPC = 550°C, 12 hours
- RTA = 850°C 5s

50 × 50 μ m<sup>2</sup> PMOS capacitors with LOCOS isolation

H. Y. Wong *et al.*

- 31 -

# Hole Mobility




- ELA conditions:
  - 550 mJ/cm<sup>2</sup>, 1 shot
- Transistor size: 50μm/5μm
- Mobility is not degraded after ELA!

H. Y. Wong *et al.*

- 32 -



## Compatibility with HfO<sub>2</sub>




- In-situ doped with boron, and ELA (544 mJ/cm<sup>2</sup>) was used to anneal the film followed by SPC (600°C, 4 hours).

QMCV: EOT = 2.3nm,  
N<sub>poly</sub> = 4×10<sup>20</sup> cm<sup>-3</sup>.

H. Y. Wong *et al.*

- 33 -

## Compatibility with HfO<sub>2</sub>



- ELA is compatible with HfO<sub>2</sub> probably due to the ultra-short melting time.


Measured leakage current density of high-k PMOS capacitors (15nm HfO<sub>2</sub> with CET=3nm) for various gate-anneal processes.

H. Y. Wong *et al.*

- 34 -

# Leakage Density vs. EOT

p+ poly-Si-gate RTCVD-HfO<sub>2</sub> PMOS Capacitors



- HfO<sub>2</sub> quality is preserved while GDE minimized  
→ ELA of poly-Si on HfO<sub>2</sub> can be used to meet EOT and J<sub>G</sub> requirements for 65nm and 45nm CMOS technologies.

H. Y. Wong *et al.*

- 35 -

## Conclusion

- Pulsed ELA is an effective technique for reducing the poly-Si gate depletion effect
    - Active dopant concentration at gate-oxide interface can exceed  $3 \times 10^{20}$  cm<sup>-3</sup> for both NMOS and PMOS
  - Post-ELA annealing is needed to recover F<sub>M</sub> on SiO<sub>2</sub>
    - Likely due to extrinsic interface states formed during rapid quenching of Si layer
    - Dopants are not de-activated by post-ELA annealing
  - The full-melt gate ELA process does not adversely affect gate-SiO<sub>2</sub> quality
  - ELA process is compatible with HfO<sub>2</sub> gate dielectric
    - Meets leakage and EOT requirements for 45nm technology node
    - Does not solve the E<sub>F</sub> pinning issue for poly-Si on HfO<sub>2</sub>
- Poly-Si gate technology may be applicable to sub-65nm bulk-Si CMOS technologies

H. Y. Wong *et al.*

- 36 -