

Ultra-Shallow Junctions for 65 nm Devices and Beyond

Susan Felch

Front End Products Group, Applied Materials

West Coast Junction Technology Group
November 10th , 2005

External Use


Outline

- USJ challenges
- Co-implant + spike anneal
 - PMOS and NMOS
 - Device performance
- USJs formed by sub-melt laser annealing

Ultra-Shallow Junction Challenges


Technology scaling requires:

- Reducing junction depth:
 - Lowering implant energy
 - Limiting diffusion
- Maintaining target sheet resistance:
 - Higher dose and anneal activation
- More abrupt junctions:
 - PAI/co-implant
 - Implant angle control
 - Limiting diffusion




Junctions are becoming shallower and more difficult to form – novel solutions required for implant and activation anneal

Applied Materials $\leq 65\text{nm}$ USJ Solutions



Quantum[®] X Implant



- Best low-energy productivity
- 2D scan provides best angle accuracy
- Simple, reliable beamline for robust process performance



RadiancePlus[™] RTP

- Best-in-class spike anneal performance
- Superior, multi-point temperature control
- Production-proven low-cost platform


Co-Implant/RTA Enables Shallow Junctions




Quantum X co-implant + RadiancePlus spike anneal provide USJ extendibility to 65nm and beyond

Co-Implant/RTA for USJ Formation

PMOS - Boron



NMOS - Phosphorous



Co-implant/RTA gives shallower and more abrupt junctions for both PMOS and NMOS

PMOS B Co-Implant: Junction Metrics

R_s vs. X_j

R_s (Ohm/sq)

X_j at $5e18$ (nm)

Abruptness vs. X_j

Abruptness (nm/dec)

X_j at $5e18$ (nm)


PAI + C + B meets performance requirements

PMOS B Co-Implant: Device Performance

Improved V_t Rolloff to $L_g=30\text{nm}$



No Mobility Degradation



**Carbon suppresses the boron diffusion more than fluorine;
Both C or F implants improve short channel effects**

NMOS P Co-Implant: Junctions Metrics

R_s vs. X_j

R_s (Ohm/sq)

X_j at $1e19$ (nm)

Abruptness vs. X_j


Abruptness (nm/dec)

X_j at $1e19$ (nm)


PAI (Si) + C + P meet performance requirements

NMOS P Co-Implant: Device Performance

Better Drive Current than Arsenic




Better I_{on} for a Fixed I_{off}
for Smallest Devices




Properly optimized Si+C+P can offer better performance than Arsenic

Co-Implant/RTA: Thermal Stability



RTA-process junctions are very stable during post-anneal

Co-Implant/RTA Extendibility





PMOS junction depths as shallow as ~16nm @ 5E18 demonstrated


Ultra Shallow Junctions for 65nm and Beyond

- Quantum X Implant:**
 High current single wafer implant required for precise control of dopant profile with high productivity
- RadiancePlus RTP:**
 Improved temperature uniformity and repeatability enable predictable junction performance within-wafer and wafer-to-wafer
- Junction Engineering:**
 Co-implantation technology enables extension of beamline implant and RTA to 65nm by retarding diffusion and increasing activation
- New technology developments enable X_j/R_s scaling to continue**

Co-Implant/RTA Enables Shallow Junctions



Innovations in HC implant, RTP and junction engineering enable USJ to meet 65nm transistor performance requirement



Ultra Shallow Junctions formed by Sub-Melt Laser Annealing

Annelies Falepin et al.
IMEC and Applied Materials

RTP 2005 Conference


External Use

Laser Anneal p-type: B 1keV

influence of the Ge PAI condition: B 1keV




anneal 1300°C



Use of PAI results in shallower junctions

Deep Ge PAI → lower R_s (462 vs. 548 ohms/sq.)

Influence of the Steps before Laser Anneal





SPER before AL growth is beneficial
Deep Ge PAI gives lower R_s




Laser Anneal: B 1keV + Ge 30keV

Influence of the temperature




Addition of F



- 1 keV B
- ▲ 1keV B + F

Estimated active concentration extracted based on standard mobilities, hence real activation might even be higher

N-type: As/P junctions - general



Rs decreases with increasing temperature: > 10% from 1000 – 1300°C



P 3keV + As 5keV → lowest Rs

Influence of T on Xj



P

As




“Diffusion-less” annealing

Influence of Steps before Laser Anneal



P junctions



No SPER is beneficial for low temperature laser annealing



Conclusions

- For B, P and As, activation without major diffusion
→ “diffusion-less” annealing
- SPER before AL growth is beneficial
fast a/c interface re-growth \leftrightarrow slow re-growth: clustering of B
- Deep Ge PAI lower R_s than shallow Ge PAI
→ flux of EOR range defects towards the surface
- Anneal is not limiting factor to obtain ultra-shallow junctions

Summary

- Co-implants combined with spike anneal provide USJ solutions for 65/45 nm CMOS devices
- Sub-melt laser anneal can produce ultra-shallow junctions needed for 45 nm and beyond

