

Issues & Innovations For 45nm Node USJ Formation (Activation, Metrology & Doping)

John O. Borland
J.O.B. Technologies
July 14, 2005

Outline

- Introduction:
 - ITRS-2003
 - Gate Stack Evolution (SiON → Hf-based → rich Hf-based)
 - Channel Mobility Engineering
- USJ formation
- Summary

New Paradigm: Equivalent Device Scaling

Innovations To Extend The Life Of Planar Single-Gate CMOS

- New Materials:
 - Bulk or Epi → Localized strain-Si → Localized Ge-channels
 - PD/SOI → FD/SOI?
 - PD/SOI → sSOI or Localized sSOI → Localized GOI
 - Gate: SiON → medium-k (9-11) → high-k (>20)
 - CoSi₂ → NiSi
- New Processes:
 - Shallow junctions by diffusion-less activation with ultra low energy implantation or higher energies with molecular dopant species
 - In-situ doped elevated S/D
 - Strain-Si channel technology or Ge-channel formation
 - $B_{11} \rightarrow BF_2 \rightarrow B_{10}H_{14} \rightarrow B_{18}H_{22}$, As → As₂ → As₄, As → P, PAI-Si → Ge → self-amorphization
- New Device Structures:
 - Double-gate or multi-gate CMOS

Outline

- Introduction:
 - ITRS-2003
 - Gate Stack Evolution (SiON→medium-k→high-k)
 - Extending SiON to 45nm node for HP & LOP logic
 - Introduction of medium-k (HfSiON) or high-k (HfO) dielectric to 65nm node LSTP logic
 - Channel Mobility Engineering
- USJ formation
- Summary

Outline

- Introduction: ITRS-2003
 - Gate Dielectric
 - Channel Mobility Engineering
 - Strain-Si technology
 - Ge-channel
- USJ formation
- Summary

Global –vs- Localized Strain-Si

- Issues:
 - SOC: embedded logic, memory (trench, stack) & bipolar
 - Transistor: nMOS-vs-pMOS (bi-axial –vs- uni-axial strain)
- MIT: Global sSOI strain relaxation after STI formation!
 - ECS SiGe symposium panel discussion Oct. 2004
- IMEC: As L_g continues to scale benefits of global strain diminishes ($L_g < 200\text{nm}$) and localized strain benefits increases, therefore, localized strain preferred!
 - Semiconductor International Strain-Si Webcast March 9, 2005



<i>Year of Production</i>	2003	2004	2005	2006	2007	2008	2009
<i>Technology Node</i>		<i>hp90</i>			<i>hp65</i>		
<i>Required "mobility/transconductance improvement" factor [10]</i>	1.0	1.3	1.3	1.4	2.0	2.0	2.0

ITRS-PIDS 2003



H. Shang et al., IBM, IEDM-02, sect. 17.4, p. 441

Ge Improves Surface Mobility By 2.5-5x

C. Chui et al., Stanford U., IEDM-02, sect. 17.3, p. 437

J.O.B. Technology (Strategic Marketing, Sales & Technology)





Figure 14. Effective mobility vs. effective E-field for the 25 μ m Ge transistors with $\sim 35 \text{ \AA}$ ZrO_2 and the universal mobility model for Si MOSFET [8].


Ge-channel Formation By Ge-Infusion Doping For n&p MOS

ALD-HfSiO

- 1) EOT reduced from 1.46nm to 1.26nm with in-situ bake due to GeO elimination at >430C.
- 2) Leakage reduced from 0.07A/cm² to 0.04A/cm² without bake.
- 3) pMOS good devices
- 4) nMOS poor devices



nMOS Ge-channel formation using replacement gate process flow



Outline

- Introduction:
 - ITRS-2003
 - Gate Dielectric Scaling
 - Channel Mobility Engineering
- USJ formation
 - Doping method and limit of ion implantation at 45nm node
(Gate overlap control, asymmetrical transistor, enhanced R_s above B_{ss})
 - Diffusion-less activation & junction leakage($<900^\circ\text{C}$
Spike/RTA, Flash/RTA, Laser Spike Anneal, SPE and combinations)
 - Metrology issues (electrically active versus inactive dopant level, junction penetration & leakage)
- Summary

Challenges Facing Ultra Shallow Junctions At The 45nm Node

ITRS Roadmap

	90nm	65nm	45nm
Xj (HP logic)	20.4nm	13.8nm	9.5nm
Maximum Diffusion	<9nm	<4nm	<0nm (<4nm)
Implant Energy	200eV to 1keV	200eV to 500eV	< 200eV (<100eV)
Xj (LP logic)	30nm	20-30nm	15nm

USJ Problems


- Energy contamination <0.05% so no decel
- No channeling and no PAI EOR damage degrading junction leakage
- Increased electrical activation above Bss without diffusion
- Productivity >30wph

Drift-Mode Boron Implant Energies


	LOP & LSTP 45nm Node <u>Xj=15nm</u>	HP 45nm Node <u>Xj=9.5nm</u>	HP If 4nm diffusion
B_{11}	200eV	<100eV	<50eV
PAI+ B_{11}	500eV	250eV	<125eV
BF_2	880eV	200eV	<100eV
PAI+ BF_2	2.2keV	1.5keV	<750eV
$B_{10}H_{14}$	2-5keV	1-2keV	>500eV
PAI+ $B_{10}H_{14}$	5keV	2.5keV	>1.2keV
$B_{18}H_{22}$	>5keV	2-4keV	>1.5keV
PAI+ $B_{18}H_{22}$	10keV	5keV	>2.5keV

PAI EOR Damage Issue On Junction Leakage With Diffusion-less Activation

Boron solid solubility




Pre Amorphization Implant (PAI) lowers Rs




PAI Enhanced Activation At Lower Flash Temperatures

R_s vs. Peak Temperature



Effect of peak flash temperature on dopant activation. There is a significant drop in R_s with increased peak temperature for non-PAI samples. In comparison, R_s for the low concentration PAI sample stays level in the temperature range investigated, indicating most of boron is active by 1150°C. (Ref. Mokhberi, Et. Al., IEDM 2002)




SWAMP - Software and Analysis of Advanced Materials Processing
Kevin Jones, Univ. of Florida, vTech 2003 presentation July 2003




Enhanced Poly Activation By Laser Annealing

Poly Sheet Resistance




a) P-poly sheet resistance measured after different laser annealing temperatures with two different annealing times (800 μ s and 1600 μ s)




b) N-poly sheet resistances measured with samples annealed at different temperatures for an annealing time of 800 μ s.

Equivalent Gate Oxide Thickness Measured in Inversion Region after Laser Anneal



(a) Tox_{inv} from PMOS capacitor.



(b) Tox_{inv} from NMOS capacitor.





INNOVATE. CREATE. MAKE THE DIFFERENCE.



INNOVATE. CREATE. MAKE THE DIFFERENCE.™

Laser Anneal Exposure Scheme



- Annealing time controlled by scanning velocity
 $t_{dwell} = \text{beam size}/\text{velocity}$
- For fixed dwell time, annealing temperature controlled by laser power density
- Temperature uniformity achieved by proper beam stitching

But said throughput is very slow!
Also, people have seen stitching pattern

Y. Chen et al., ECS May 2005, PV 2005-05, p. 171

J.O.B. Technology (Strategic Marketing, Sales & Technology)




INNOVATE. CREATE. MAKE THE DIFFERENCE.™

Because Of Boron Solid Solubility Limit Is pSDE Dose Precision Really Critical?

TOSHIBA

Optimization of process parameters



A nonpenetrating 4PP measures USJ sheet resistance


OVERVIEW A new method using elastic-material (EM) probes to form nonpenetrating contacts to the silicon surface to measure the four-point probe (4PP) sheet resistance of USJ source/drain structures is described. Sheet resistance measurements on USJ implanted $p+n$ structures with SIMS junction depths as shallow as 15nm have been observed, with values obtained by EM probe consistent with expectations.

Source/drain (S/D) engineering is an important area in existing and future device development. Critical device parameters such as on-state drive current ($I_{DS,ON}$) are highly dependent on the S/D series resistance (R_{DS}). It is therefore desirable to have S/D structures with low sheet resistances, which require structures with high carrier densities. At the same time, threshold voltage (V_T) roll-off due to short channel effects (SCE) increases as the channel length is decreased [1], and these effects need to be minimized. This requires a rectangular overall device structure [2] with thin gate dielectric, S/D junction depths, and channel carrier profile. Highly abrupt, steep-gradient carrier density profiles are also necessary in order to reduce SCE via channel charge sharing [3].

Careful consideration of all of these device performance issues leads to the fact that the S/D carrier density profiles must be highly abrupt box-like profiles with a high peak carrier density and a shallow junction depth (X_j). As an example, S/D structures with activated dopant densities at or near solid solubility with $X_j < 20$ nm are under development for the 65nm technology node.

Producing these ultrashallow-junction (USJ) structures demands careful process design of the pre-amorphization implant, S/D implant, and the dopant implant anneal. The USJ depths and level of dopant activation depend heavily on processing [3]. A suitable method for characterizing these USJ structures is the 4PP sheet resistance (R_s) technique [4]. The measured R_s is highly sensitive to the activated carrier density and X_j . This is a highly accurate, absolute method that has been used successfully on structures with deeper junction depths and layer thicknesses.

Robert J. Hillard, Robert G. Mazur, C. Win Ye,
Mark C. Benjamin, Solid State Measurements Inc., Pitts-
burgh, Pennsylvania John O. Borland, J.O.B Technologies,
South Hamilton, Massachusetts



Accurate sheet resistance measurements are made by Solid State Measurements' elastic material four-point probe, which uses four independent kinematically mounted probes.





Figure 1. Illustrations of an EM probe contact to the surface of a dielectric material.


Reprinted with revisions to format, from the August 2004 edition of **SOLID STATE TECHNOLOGY**
Copyright 2004 by PennWell Corporation

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

Rs 4PP Issues For $X_j < 30$ nm



- Conventional 4PP systems are highly penetrating



Hillard et al., SSM & J.O.B. Technologies,
Solid State Technology, Aug. 2004, p. 47






Figure 5. Correlation between RsL and 4PP sheet resistance values for >50 nm deep junctions (a, left) and a lack of correlation for RsL and 4PP for laser annealed shallow ($X_j < 20 \text{ nm}$) p^+ junctions in an n-well (b, right).

Non-contact RsL


V. Faifer et al., FSM, USJ-2005, p. 56

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)



Rs Comparison Of Std-4PP, EM-4PP, Hg-4PP & Non-Contact For Diffusion-less Activation By Ge-PAI SPE

Which Rs Result Is Accurate?



SIMS Xj=28nm


J.O.B. Technology (Strategic
Marketing, Sales &
Technology)



SIMS Xj=15nm

EOR Damage=12nm

SIMS Xj=25nm
SRP Xj=6nm


- Back-4PP
- Front-4PP
- EM-4PP
- Hg-4PP
- Sematech
- Non-Contact






Hillard et al., SSM/JOB, IWJT 2005 &
Borland et al., JOB/SSM/ReVera, USJ 2005


Ge+B+C Co-Implantation To Extend Spike/RTA To 45nm Node



EM-Probe USJ Leakage




B Implant in SPC Wafer



Ave Dose = 7.53e14 atoms/cm²
% RSD = 1.64% Across Wafer



As Implant in SPC Wafer



Ave Dose = 7.58e14 atoms/cm²
% RSD = 0.60% Across Wafer


J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

New SPC Wafer

300 mm Wafer
Co-Implanted with

- As 2 keV 1E 15
- Ge 1 keV 1E 15
- F 20 keV 2E 15
- C 5 keV 3E 15
- B 0.5 keV 1E 15


F Implant in SPC Wafer



Ave Dose = 1.83e15 atoms/cm²
% RSD = 1.35% Across Wafer




Ge Implant in SPC Wafer



Ave Dose = 7.86e14 atoms/cm²
% RSD = 1.13% Across Wafer

C Implant in SPC Wafer



Ave Dose = 4.67e15 atoms/cm²
% RSD = 4.62% Across Wafer

Introduction

Technology innovations for junction formation
take place in 45nm-node

Doping	co-implantation plasma doping cluster ion	diffusion control shallow and high throughput
Annealing	Flash Lamp Anneal Laser Spike Anneal Solid-phase Epitaxy	diffusion-less high activation

shallow and **accurate** doping is required

Outline

1 Introduction

2 Topics of doping technology

Why single wafer machine

Yield up → reduction of gate collapse

Accurate doping → reduction of angle error

Why accurate doping

3 Cluster ion doping technology

4 Highlight of IWJT2005




5 Summary

Kuroi & Kawasaki, USJ 2005


J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

RENESAS


Collapse of Gate Electrode




90 degrees
Defect counts
116




45 degrees
Defect counts
87



0 degrees
Defect counts
18



Collapse → Collision of Gate Electrode with Particle



RENESAS

Asymmetrical nMOS (Cone Angle & Beam Blow-up Effects)




Fig.3 The relationship between ion beam and the wafer on implant wheel when tilt angle is set as 0 degree (cone angle ψ is existed)




Fig.4 The twist angle error due to an arc scan

Figure 4 shows the relationship between a wafer on the implant wheel and wheel scanning direction. In a batch type




Fig.5 Calculated tilt and twist angle error on the wafer





Fig.6 Calculated tilt and twist angle error pair on various wafer position when setting tilt angle is 0 deg. and a gate electrode height is 300nm



Batch I/I to Single Wafer I/I

- To avoid the asymmetry of MOSFET,
Quad mode I/I is necessary
→Lowering through-put (by30-50%)
 - Batch to single wafer
 - Improvement of ion incident angle control
 - less risk of lowering through-put by quad mode
- Issue is the uniformity during mechanical scan





Fig.7 Calculated extension offset length for vertical and horizontal direction gate on various wafer position
(Gate electrode height=300nm, Tilt setting angle=0 deg.)

Kenji Yone
IWJT 2002

Improvement of incident angle variation



K. Suguro vTech 2005 @San Fransisco July 12, 2005



The batch cone angle shadowing causes the vertical left to right asymmetry but the horizontal bottom asymmetry is caused by asymmetry in the spot beam size!

My suggestion is molecular dopant species


Beam Divergence Comparison Between Spot Beam With 2-D Scan Versus Ribbon Beam With 1-D Scan

Beam Divergence

Wafer scanning method is critical



All devices receive the same angular variation



Devices see different beam angle depending on their position on the wafer

- Effect of 1° beam divergence:
- 1D → 1% shift in V_t
 - 2D → 0.1% shift in V_t

Potential dose variation or loss for different gate to gate spacing

Potential dose and angle variation across the wafer due to striping

2 Dimensional Scanning is 10X less sensitive to divergent beams

S. Felch, AMAT, WCJUG meeting Apr. 2004

CONFIDENTIAL



Low Energy Arsenic Beam Blowup Effecting Dose Loss For Close Gate To Gate Spacing

A. Implant Model




Figure 4. (a) a schematic model for diverging beam, (b) a multiple angle SW implant model equivalent to diverging beam, (c) tilted quad-mode approach, (d) dosage reduction that matches the effective dose of the diverging beam at the gate vicinity.




Figure 3. Multiple angular component in the ion beam creates shadows around gate vicinity resulting in dose loss at the SDE edges.






Figure 8. NMOS threshold voltages vs. SDE dose.

Jeong et al., VSEA, IIT-2002, Sept. 2002


Pre-accel dependence of B⁺ SIMS profile



Kase, vTech 2004, July 12, 2004


FUJITSU THE POSSIBILITIES ARE INFINITE

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)



TOSHIBA

Depth profiles of B in Si by SIMS analysis






K. Suguro vTech 2005 @San Fransisco July 12, 2005

Updated Logic Customers' Roadmap

Note Yj/Xj~>0.5 for sub-90nm node

Year	2001	2003	2005	2007	2009	2011	2013	2015
Node (nm)	130	90	65	45	32	23	16	11
Lgate (nm)	70	50	35	25	18	13	9	6
Wafer size (mm)	200	300	300	300	300	450	450	450
EOT (nm)	1.5	1.2	0.8	0.6	0.5	0.45	0.4	0.3
SDE Xj (nm)	35	24	17	9	7	6.0	4.2	3.0
SDE Rs (ohms/sq.)	400	550	830	830	940	1015	Bss	Bss
SDE (dopant/cm3)	5E19	8E19	1E20	1.5E20	2E20	2.5E20	Bss	Bss
SDE Yj (nm): overlap	>16	>11	>8	>5.6	>4	>2.8	>1.9	>1.3
Lat. abrupt. (nm/dec)	7.2	4.1	2.8	2	1.4	1	0.7	0.5
HP-leakage (A/cm2)	15	100	1E3	5E3	1E4	2E4	6E4	1E5
LOP-leakage (A/cm2)	1	1.5	2	5	10	20	50	100
LSTP-leakage (A/cm2)	1E-3	1.5E-3	2E-3	5E-3	1E-2	2E-2	5E-2	0.10

Gate OverLap Control: Tilt nSDE & PAI (0°-vs-30°)




$$\sin 20^\circ = 0.34x$$

$$\sin 30^\circ = 0.5x$$

$$\sin 45^\circ = 0.71x$$

(C) 5nm side-wall off-set spacer with 30 Degree Quad Tilt As & Ge-PAI

Through-put in doping process



K. Suguro vTech 2005 @San Fransisco July 12, 2005

J.O.B. Technology (Strategic Marketing, Sales & Technology)



Plasma doping technology

Advantage:

- (1) High through-put → low cost
- (2) Symmetrical doping

Concern:

- (1) Dose variation
- (2) Reproducibility
- (3) Metal contamination
- (4) Particles
- (5) Cross contamination
- (6) Applicable energy range

7) Tilt for gate overlap control

K. Suguro vTech 2005 @San Fransisco July 12, 2005

Kuroi & Kawasaki, USJ 2005

Hamamoto et al., Nissin, IIT-2004

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

Vth Fluctuation by Doping

- 1 Energy contamination
- 2 Incident angle variation by disk cone
- 3 Angle variation of doping system

4 Beam divergence by space charge

Space charge effect

$$\text{Beam permeance } P = \frac{I}{V^{3/2}} \left(\frac{M}{q} \right)^{1/2}$$

I:beam current
V:voltage
M:mass
q:charge

Solution YES


Cluster ion beam

II. Beam characteristics

Beam divergence measurement

NISSIN
ION

Beam diameter and divergence at a wafer (equivalent energy 500 eV)



*The diameter of 10peak input is 6 times as large as that of 2 peak input.


*The divergences are less than 0.4° in both cases.

*The parallelism across the wafer is less than 0.3° in both cases


500eV – 300μA max. with the divergence less than 0.4° without an energy contamination

Self-amorphization Effect of Cluster Ion

B^+ 0.5keV as-implant.





$B_{18}H_x^+$ 10keV as-implant.



$B_{18}H_x$ implantation → Self-amorphization effect
High instantaneous dose rate, heavier mass

Characteristics of PMOSFETs

$B_{18}H_x$ implantation



No difference in PMOS characteristics

Kuroi & Kawasaki, USJ 2005

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

RENESAS

Implanter Platform Performance Estimates

- SemEquip has been studying opportunity for all OEMs
- Beam current estimates for retrofit using ClusterBoron™
- 1keV B⁺ Equivalent Implant Energy (20kV extraction)
- Drift Mode Operation for High Current Platforms
 - Axcelis Ultra 10mA
 - Applied Quantum 10mA
 - Varian V80 5mA
 - Axcelis MC3 2mA
 - AIBT iStar 20mA
- Universal ion source on test stand

D. Jacobson, SemEquip, SVJTUGM, Mar. 24, 2005

Customers Say #1 Issue Is Cost Of Ion Source. What Is Acceptable Cost?

J.O.B. Technology (Strategic Marketing, Sales & Technology)



Ion	Analyzed Beam			
	Ext. Voltage (kV)	Current (emA)	Equivalent Energy (keV)	Effective Current (pmA)
B ₁₈ H ₂₂	20	1	1	20
B ₁₀ H ₁₄	20	1.2	2	12
B ₂ H ₆	20	1.05	10	2.1
BF ₂	40	0.5	40	0.5
As	40	0.5	40	0.5
As ₂	20	0.25	10	0.5
As ₄	10	0.25	2.5	1.0
P	40	0.5	40	0.5
P ₂	40	0.5	20	1.0
P ₄	20	0.15	5	0.6
N ₂	20	2.7	10	5.4

Table 1. Beam currents of many species ionized by the ClusterIon® source. All are extracted at energies that represent typical implants for the specific specie. As₄ and B₁₈H₂₂ are typically used for source/drain extension implants.

AIBT iStar: Single Wafer Implantation Precision In A Batch High Current Implanter



- Individual rotatable pads +/-45 degrees for 300mm wafers
- Zero tilt cone angle effect reduced from 1.2 degrees to <0.2 degrees
- 100eV to 80keV

Z. Wan et al., AIBT,
IIT-2004, poster MOP36

**Use Batch With
Polylines That
Have Sidewall
Spacer If
 $L_G < 100\text{nm}$ or
Batch type B from
Renesas**

J.O.B. Technology (Strategic
Marketing, Sales &
Technology)

Advanced Ion Beam Technology, Inc.





A Hitachi-Etatek Company

AIBT

Junction Formation by GCIB

GCIB implantation





Ultra-shallow junction

improvement in SCE

Characteristics of PMOSFETs

GCIB implantation



Kuroi & Kawasaki, USJ 2005

SUMMARY: Innovative USJ Doping Alternatives

