



Ultra-Shallow Junctions with PLAD


Jinning Liu

Varian Semiconductor Equipment Associates

April 23, 2004



Portland PASSS/WCJTUG

Outline




- **Principles of PLAD**
- **PLAD uniformity, repeatability and dose retention**
- **Comparison between PLAD and beamline implant**
- **Device performance**
- **Flash anneal with PLAD**

VIISta P²LAD Dose System




Plasma Implantation Principles

Acceleration of Ions to the Wafer



Simulation of the ion trajectories (half wafer) and sheath potential contours

Assumptions: Plasma density $1E10 \text{ cm}^{-3}$, $T_e \sim 3 \text{ eV}$, -2 kV bias




- The cathode (wafer) is negatively biased using a series of pulses of the desired implant voltage
- Ions from the plasma accelerate across the plasma sheath to implant the entire wafer
- Ions implant at $\sim 0^\circ$ across the wafer
 - Cathode is larger than the wafer to eliminate edge effects on ion angle
 - Angle spread is limited only by collisions within the sheath
 - Device microstructures do not alter the incident angle

VIISta P²LAD As-implanted Boron Profiles




Excellent control of profile depth with wafer bias



VIISta P²LAD Spike Annealed Boron Profile




Well controlled profiles with dopant activation



Steve Walther 8/02

X_j vs. Energy Fit for VIISIa P²LAD BF₃


As-implanted (3E15) and Spike Annealed




1050°C, 200 °C/s, Spike Anneal, AST 3000

VIISta P²LAD Across Wafer X_j Repeatability


500 V BF₃ Pre-amorphized and Crystalline as-implanted Boron Profiles



Repeatable profiles across the wafer, no edge effects



300 mm BF₃ 300V 2.5E15 Dose Uniformity




Anneal: 1000°C 10 sec.

Uniformity = 1.9%

Avg. R_s = 1137 Ω/sq

KLA-Tencor OmniMap™ RS-100

October 10, 2002 18:03:02
CONTOUR (10/02)




VIISta P²LAD 5 Day X_j Repeatability Test

3 kV 4E15 BF₃ on Pre-amorphized Wafers




Repeatable profiles from day to day operation



NRA vs. SIMS Retained Dose for VIISta P²LAD



SIMS is adequate for dose quantification




NRA measurements performed at the University of North Texas using $^{11}\text{B}(\text{p}, \alpha)$ reaction for $E_p = 660 \text{ keV}$

Nominal vs. SIMS Dose for PLAD BF₃ Implants



High surface dopant levels are prone to etching and self-sputtering



Continuous vs. Pulsed Plasma






Illustration of the plasma density vs. time - sample of 2 implant pulses
(a typical implant would use several thousand pulses)




- **P²LAD approach ignites the plasma with each negative voltage pulse applied to the cathode (wafer)**
- **PIII approach uses a continuous plasma**
 - More etching and particle formation
 - More implantation during voltage risetime (worse ion energy control)



SIMS Repeatability vs. Pulse Frequency for VIISta P²LAD



No surface pileup from implantation between pulses




X_j vs. Energy Fit for VIISta P²LAD and Beamline As-implanted (3E15) and Spike Annealed




1050°C, 200 °C/s, Spike Anneal, AST 3000

SIMS Retained Dose for VIISta P²LAD and Beamline As-implanted (3E15) and Spike Annealed




VIISta P²LAD VS. Beamline R_s/X_j Data

All wafers pre-stripped, same 3E15 dose, same spike anneal (1050° C), same SIMS protocol (1 keV O₂⁺ @ 45°), no co-implants



Steve Walther 8/02

60nm CMOS Transistor



Both p and n SDE formed using PLAD




Figure 1. Boron SIMS profiles of implanted or plasma doped Si-wafers





Figure 2. TEM picture of 60nm planar transistors

Fabrication of 60-nm plasma doped CMOS transistors (D. Lenoble, A. Grouillet, F. Boeuf, T. Skotnicki D. Hacker, J. Scheuer, S. Walther) IIT2002 Taos

Improved Short Channel Effects with PLAD





- Reduced short channel effect from PLAD compared to conventional implants.
- V_t roll-off is reduced in the PLAD case due to less lateral diffusion, leading to better control over effective channel length.




Courtesy of CNET.


Implant: BF_3 , 600V, $1.5\text{E}15\text{cm}^{-2}$ into 30keV Ge^+ PAI



Flash and Spike RTP Results for BF₃ PLAD



Summary



- **PLAD profiles show a predictable and consistent relationship to wafer bias for both as-implanted and annealed profiles**
- **Excellent uniformity and repeatability**
- **Comparable dose retention with beamline implants and better junction depth at lower energies (<500V)**
- **Shallower amorphous layer formed as compared to beamline implants**
- **Pulsed plasma provides better energy and dose control over continuous plasma (PIII) and reduces exposure to etching and particle problems**
- **Flash RTP anneals after PLAD provide promising R_s/X_j results.**
- **60nm CMOS transistors show better V_t roll-off and reduced short channel effect as compared with beamline implants**
- **Superior throughput at low energies**