

Ultra-Shallow Junction Technologies for Volume Manufacturing beyond the 90 nm Node



P. J. Timans, W. Lerch, S. Paul, J. Niess,
N. Acharya & Z. Nenyeyi

July 2003

Outline




- ▶ USJ trends and manufacturing requirements
- ▶ State-of-the-Art Spike Annealing
- ▶ Pattern Effects
- ▶ Beyond 65 nm
 - Stretching the Spike Anneal
 - Millisecond Annealing
 - Solid Phase Epitaxy
- ▶ Conclusions

Critical Doping Technology Trends



Heavily-doped poly-gate:
Needs high activation to
avoid gate depletion and
for low parasitic R

Raised
source/drain
Reduce parasitic
R, avoid silicon
consumption
from silicide



Shallow, abrupt junctions
with high activation:
Critical for short-channel
control & low parasitic R

Contact junction:
Needs low Rs for low
contact resistance

Key Trends

- USJ
- Metal Gate
- Raised S/D
- SiGe Impact
- SOI Impact

USJ Challenges

- Junction Depth
- Sheet Resistance
- Lateral Abruptness
- Defect Annealing
- Process Integration
- Process Control

USJ Formation Processes



- ▶ Low-energy implantation can introduce acceptable doping profiles for advanced technology nodes
 - The main issue is CoO
- ▶ Implant damage annealing processes must maximize dopant activation while minimizing diffusion
- ▶ Two fundamental approaches:
 - Apply the highest possible temperature for the shortest possible time
 - Spike AnnealMillisecond Anneal
 - Improve activation/diffusion balance through chemical & physical effects of co-implants
 - Incorporate dopants during a crystal growth process, that allows active concentration to exceed solid-solubility limit
 - Solid-Phase Epitaxy (SPE)
 - CVD deposited junctions
 - Melting-mode laser anneal

USJ Manufacturing Requirement: Process Repeatability & Uniformity





- ▶ USJ formation is directly linked to L_{eff} of device: **Major impact on device characteristics**
- ▶ Xj/Rs must be tightly controlled:
 - For all devices within the die
 - For all die on the wafer
- ▶ For spike anneal this translates into the need for excellent process repeatability & uniformity
 - Excellent temperature control: Wafer-to-Wafer & Within-Wafer
 - Stable gas ambient conditions
 - Resilience to variations in wafer optical properties (Pattern Effects)
- ▶ All USJ solutions have to meet this challenge

State-of-the-Art Spike Annealing




▶ Mattson 3000 Plus with flash-anneal controller (FAC) technology

- 50 K/s ramp-up rate to pre-stabilization
- pre-stabilization at 650 °C for 10 s
- ramp-up rate for following spike set to 250 K/s
- peak temperature 1000, 1050 and 1100 °C
- wafer rotation at 90 rpm
- 100 ppm O₂ ambient in N₂
- edge guard ring at wafer level




mattson

Effect of Intentional Peak Width Variation: 1050 °C




SIMS distributions for intended peak width variations $\Delta t(\text{Peak-50 K})$ for BF_2^+ , 1.1 keV, $1\text{E}15 \text{ cm}^{-2}$

Effect of Intentional Peak-Width Variation: 1100 °C



SIMS distributions for intended peak width variations
 $\Delta t(\text{Peak-50 K})$ for BF_2^+ , 1.1 keV, $1\text{E}15 \text{ cm}^{-2}$

Uniformity Maps




B⁺, 500 eV, 1E15 cm⁻²

Mean Sheet Resistance: 388.7 Ω/sq.

Standard Deviation: 1.35 %

Temperature Range: 5.8 K



BF₂⁺, 1.1 keV, 1E15 cm⁻²

Mean Sheet Resistance: 682.1 Ω/sq.

Standard Deviation: 1.06 %

Temperature Range: 3.6 K

Uniformity Data for a Single Lamp Correction Table (LCT)



Implant Condition	Mean ($\text{Å}^2/\text{sq}$)	Uniformity (%)	Sensitivity ($\text{K}/\text{sq-1}$)	Range (K)
B^+ , 500 eV, $1\text{E}15 \text{ cm}^2$	388.7	1.35	4.31	5.76
B^+ , 500 eV, $5\text{E}15 \text{ cm}^2$	302.6	1.73	3.64	6.73
BF_2^+ , 1.1 keV, $1\text{E}15 \text{ cm}^2$	682.05	1.06	9.04	3.57
BF_2^+ , 2.2 keV, $1\text{E}15 \text{ cm}^2$	495.12	1.18	5.46	5.54
BF_2^+ , 2.2 keV, $5\text{E}15 \text{ cm}^2$	332.18	1.83	4.53	5.67
BF_3 , 1.5 kV, $1.3\text{E}15 \text{ cm}^2$	571.7	1.33	6.5	6.08
As^+ , 20 keV, $1\text{E}16 \text{ cm}^2$	112.5	0.66	0.5	5.68

All wafers were 200 mm diameter, measured with 3 mm Edge Exclusion




Repeatability Test




- ▶ Implant: B⁺, 500 eV, 1E15 cm⁻²
- ▶ Process: 1050 °C spike
- ▶ Total number of nearly 450 wafers processed over 3 days with 15 monitor wafers
- ▶ Evaluation:
 - Peak Temperature
 - Peak Width
 - Sheet Resistance
 - Junction Depth

Peak Temperature and Peak Width Repeatability




	Mean (s)	Standard Deviation (%)
Peak Width –50 K	1.69	0.3
Peak Width –100 K	2.69	0.3
Peak Width –200 K	4.80	0.46

Peak Temperature and Sheet Resistance Repeatability



Junction Depth and Sheet Resistance Repeatability





Relative standard deviation of SIMS junction depth measurement according to Magee et al. is 3.5 %.



300 mm Spike-Anneal Uniformity & Repeatability

8 Monitor wafers in 100 wafer run of 1050 °C spike-anneal (B+, 10 keV, 5E15 cm⁻²)




300 mm wafer uniformity
 (1% contours, 121pt., 5mm EE)
 $R_S = 87.35 \Omega/\text{sq.}$
 $1\sigma\text{-uniformity} = 0.76 \%$
 $T \text{ range} = \pm 1.8^\circ\text{C}$

300 mm wafer repeatability
 $\text{Mean } R_S = 87.29 \Omega/\text{sq.}$
 $1\sigma\text{-repeatability} = 0.16 \%$
 $T \text{ range} = \pm 0.3^\circ\text{C}$



R_s/X_j Data (X_j reported at $1E18 \text{ cm}^{-3}$)



- At the $1E18 \text{ cm}^{-3}$ criterion, the best condition approaches the 90 nm box of ITRS
- Uniform channel concentration for 90 nm is actually $\sim 2E18 \text{ cm}^{-3}$
- The Mattson 3000 Plus is already qualified for 90 nm manufacturing at several customer sites

Pattern Effect Management: The Key for Optimal Process Uniformity on Product Wafers




- ▶ State-of-the-art spike anneal technology provides very uniform process results on monitor wafers under test conditions
- ▶ Real product wafers are covered in patterns that affect energy transfer between radiant energy sources (e.g. lamps) and the wafer
- ▶ Thermal non-uniformity on patterned wafers can be much greater than that on monitors: i.e. When it actually matters!
- ▶ RTP equipment design can be optimized to minimize the effect

Oxide Monitor Measurements on Product Wafer Backside Reveal the Pattern Effect



Product Wafer Backside



Monitorwafer Frontside (as seen from the back)



Wafer Statistics

Mean: 7.34
 Maximum: 8.27
 Minimum: 6.61
 Std. Dev: 0.26
 3.53 %
 Range: 1.66
 Hi/Lo Var: 11.17 %
 Unit:

200mm
 BiCMOS
 product wafers
 from Infineon
 Technologies




Wafer Statistics

Mean: 7.30
 Maximum: 7.39
 Minimum: 7.16
 Std. Dev: 0.05
 0.67 %
 Range: 0.24
 Hi/Lo Var: 1.62 %
 Unit:




The Effect of a Stripe of Oxide on Temperature Non-Uniformity



- Calculation of ΔT from a stripe of material with 10% higher lamp power coupling
- Thermal conduction makes ΔT decrease with feature size
- For large feature sizes thermal conduction has no effect on ΔT
- For spike anneals, the transient ΔT needs to be analysed

“Device Scaling Drives Pattern Effect Solutions”, P. Timans, Z. Nenyai & R. Berger, Solid State Technology, May 2002

Experimental RTO & RTA results from Patterned Wafers Closely Match Theory



Taken from "Pattern Effects and how to Explore Them", J. Niess, R. Berger, P.J. Timans, Z. Nényei, in *10th International Conference on Advanced Thermal Processing of Semiconductors*, p. 49 (2002)


RTP Configuration Determines Magnitude of Pattern Effects



– Single-sided illumination of patterned surface

- All the lamp power is incident on the patterned surface


⇒ **Maximum ΔT**



– Dual-sided illumination

- Split the lamp power delivery between the two surfaces


⇒ **Significant reduction in ΔT**




– Dual-sided illumination with a Hot-Shield

- Create a black-body cavity between the pattern and a second wafer

⇒ **Eliminate ΔT**



RTP Heating Configuration Determines Severity of Pattern Induced Non-Uniformity




- RTA, As 1keV, 1E15 cm⁻², 1100°C-1s; 100 K/s
- Test on a checkerboard patterned wafer




Arrangement of 28 individual "logic" arrays with 6 different design rules

Geometrical combination of the different logic arrays in our test structures.

FW = free windows; **FI** = free islands with 0.5 μm x 0.5 μm up to 5 μm x 5 μm feature sizes. Light circle numbers are measurement sites where the X_j measurements show the largest variation





Hot-Shielding Reduces Post-Spike-Anneal X_j Non-Uniformity by a Factor of Five



X_j measurements on the frontside in one of our combined “poly-logic” test chips within and among the different logic arrays.


From "Pattern Effects in RTP: Still a Hidden World in Production?"
Z. Nényei et al., in
Rapid Thermal and Other Short-Time Processing Technologies III, p261
(2002).

Effect of Hot-Shielding on Spike Profiles



ramp up rates: with HS 150 K/s, without HS 250 K/s
 ramp down rates: free fall

Extra Thermal Budget has More Effect on BF₂ than B implants



- Peak-width had little effect on B results
- BF₂ case showed a Rs/ X_j degradation with Hot-Shield
- Behaviour may be different in other implant & thermal regimes

"Pattern effects during spike annealing of ultra-shallow implants", J. Niess, Z. Nényei, W. Lerch and S. Paul, in *Advanced Short-Time Thermal Processing for Si-Based CMOS Devices*, p.11 (2003)

¹¹B⁺, 500 eV, 1E15 cm⁻²; ⁴⁹BF₂⁺, 2.2 keV, 1E15 cm⁻²

Spike Anneal Capability Summary

- Good uniformity independent of implant species, dose and energy with a fixed lamp tuning condition
- Excellent peak temperature and peak width repeatability
- Sheet resistance repeatability of 0.51 % (1σ), junction depth repeatability within SIMS error
- Minimized pattern-effects through dual-sided heating system
- Mattson 3000 Plus is qualified for 90 nm manufacturing at several customer sites
- Hot-Shielding capability shows promising results for complete pattern effect elimination

Spike Anneal Trends towards 65 nm



- ▶ How can the "conventional" spike-anneal technology evolve to meet 65 nm requirements?
 - Further reduction in peak-width can provide incremental benefits
 - Shallower as-implanted profiles:
 - Preamorphization
 - Lower energy implants
 - Co-implantation
 - Co-implantation with F can improve activation & reduces diffusion
 - Tilted implants can help optimization of lateral abruptness
 - Other species & materials' science "tricks" can help

What happens beyond 65 nm?



► Proposed solutions:


- Stretch conventional spike-anneal even further
- Millisecond Anneals
- Solid Phase Epitaxy
- Melting-Mode Pulsed Laser Anneal
- CVD Deposited Junctions

Millisecond Anneal



- Taking the spike anneal approach to the extreme limit of solid-phase processing:
 - $\sim 1350^{\circ}\text{C}$ for ~ 1 ms \Rightarrow Xj/Rs results fall in ITRS 65 nm "box"
- This approach requires surface heating
 - High energy pulse provides extremely rapid heating
 - Fast conductive cooling, using the substrate as a heatsink
- A new processing mode, never previously applied in silicon manufacturing: Many unknown factors
 - Enormous thermal stresses on the wafer and on device structures
 - Materials compatibility to be established for existing & future materials & device structures (Gate dielectric / High-K, strained channels, metal gates.....)
 - Pattern effect is greatly magnified

Pattern Effect Dominates Millisecond Anneal Uniformity



- All millisecond anneal approaches require extremely high power densities delivered to the device side of the wafer
- Pattern effects are far greater than in conventional RTP
- The length scale for temperature non-uniformity is small
- Within-die non-uniformity may be a major issue


- Simulation shows $\Delta T \sim 140^\circ\text{C}$ for a 1 mm absorbing stripe
- For a 10 μm stripe $\Delta T \sim 10^\circ\text{C}$

Solid-Phase Epitaxy

- ▶ Amorphous layers created by ion-implantation recrystallize epitaxially during annealing at $T > \sim 500^\circ\text{C}$
- ▶ During SPE, dopant atoms can be incorporated on lattice sites, resulting in active carrier concentrations up to $\sim 3 \times 10^{20}$, \gg solid-solubility limit at SPE T
- ▶ The high activation is metastable, rapid deactivation occurs for $T > \sim 750^\circ\text{C}$
- ▶ SPE has always been part of the annealing process, the new idea is to not follow it by the customary high T anneal
 - Poses questions on the effects of residual damage

SPE Creates Abrupt, Shallow, Highly-Activated Junctions

500 eV $^{11}\text{B}^+$ $1.0 \cdot 10^{15} \text{ cm}^{-2}$, Ar ambient



Abruptness:

3.5 nm/decade


5.3 nm/decade

B: 785 Ω/sq . C: 766 Ω/sq . D: 883 Ω/sq .

"Rapid Thermal Solid-Phase Epitaxy Annealing for Ultra-shallow Junction Formation", W. Lerch, S. Paul, D.F. Downey, E.A. Arevalo, in *Advanced Short-Time Thermal Processing for Si-Based CMOS Devices*, p.43 (2003)

Significant broadening in the profile tail region for 800°C 10s
Cause: oversaturation of silicon self-interstitials from EOR disorder

For Advanced Technologies Leakage Requirements are Relaxed



- Leakage requirements are relaxed at advanced nodes
- SPE may provide an interesting alternative for the 45 nm era?

Data from Professor C. Osburn, NCSU

Conclusions

- ▶ Conventional spike-annealing provides uniform, repeatable junctions with minimized R_s/X_j for the 90 nm era
- ▶ Further reduction in thermal budget can provide incremental benefits for X_j/R_s , but innovative co-implantation schemes may be needed at 65 nm
- ▶ Pattern effects already play a major role in determining spike-anneal process uniformity, this is a huge challenge for millisecond annealing approaches
- ▶ For the sub-65 nm era, the search for solutions may include revisiting the SPE process, if residual damage and process integration concerns can be addressed