





# Plasma Doping as a Tool for the Fabrication of Advanced Semiconductor Devices.



Technology Node	130nm	100nm	70nm	50nm
R&D Complete	2000	2001	2003	2005
High Volume	2001	2003	2005	2007




# Low Energy Implant Trend





- Graph shows trend in boron energy by node for SDE implants
- Similar trend in energy for other applications
  - e.g. poly gate doping

**Need negative energies to continue down this path!**

# Comparison of PLAD & Beam Line




30th European Solid State Device Research Conference 2000, Damien Lenoble et al. Data compiled from batch and single wafer high current machines from multiple vendors.




PLAD's non-retrograde profiles with no high energy tails will take it further down the roadmap than beam line

# Potential Process Areas for Plasma doping.



- Source Drain Extension in the 200eV (or lower) to 5keV range.
- Nitridation (or other) for
  - Boron penetration suppression in poly-silicon gate structures.
  - Surface modification and stoichiometric processes
- Conformal side-wall doping for deep and shallow trench isolation.
- Bottom electrode doping for hemispherical grain (HSG).
- Control of etch processes (e.g. stop in self-aligned contact: stopping marker in capacitor formation; selectivity/anisotropy modification).


# Why PLAD for USJ?



- Lower  $X_j$ 
  - Depth profile peaked at surface
- Higher productivity
  - ~20X beam line throughput for USJ  
[e.g. 200wph 1kV(200eV) 1e15 B]
  - Simple & reliable  
[97% availability in marathon]
- Particles & metals
  - Comparable to beam line
- Uniformity/repeatability control
  - Already comparable to beam line
  - Expect to achieve 3%/1.5% ( $3\sigma$ )




# VISta P<sup>2</sup>LAD Pulsed Plasma Implantation - Common Principles.




- Plasma is only on when voltage pulse is applied.
- Duty cycle (i.e. plasma on condition) is only 1% of the implant times.
- Plasma is formed in the region above the wafer.
- The wafer is pulsed negative with the desired implant voltage.
- Ions are extracted across the plasma sheath.


*Three-fold doping process of implant, adsorption and recoil result in closer fit to box type profiles.*





# VISta P<sup>2</sup>LAD System Layout



- *Based upon the production VISta handling system.*
- *Controlled by industry leading VCS.*
- *Each process module able to support up to 60 wafers per hour.*





## Displacement current compensation.

Outer shield ring faraday cup current sampling.

Magnetically suppressed annular cup to avoid hollow cathode discharge and maximize collection area.


Secondary emission suppression.

True integration of collected charge.


initial design uses commercial modules.

design in process to adapt VILSta 810 dose controller.

# PLAD Alpha Process Chamber with Annular Faraday and Hollow Cathode Assembly




# 300mm PLAD



KLA-Tencor OmniMap™ RS-100


March 08, 2002 14:56:17  
CONTOUR (3/02)

- 1st 300mm implant 3/02
  - 1.5% uniformity
  - 5 kV BF<sub>3</sub> 1e15
  
- 1st 300mm marathon
  - Scheduled 9/02
  - 500V to 20kv



▲ Sigma Filter  
■ Meas. Error  
◆ At Mean  
+ Above Mean  
- Below Mean

# Dose & Contamination Performance





- Performance comparable to beam line for dose repeatability, metals and particles

Seven Day Repeatability Test

BF3 3kV 4e15

3 Wafers/Cassette, 3 Cassettes/Day

Repeatability = 1.4% 1 sigma



Pre & post implant particle counts during marathon (2 wafers/day) (BF3, 5kV, 1e15)

PLAD Beta Marathon Metals Data

PH<sub>3</sub>, 5 kV, 1x10<sup>15</sup> cm<sup>-2</sup>






TABLE 10 (continued)




## compatibility with device processing pre-anneal crystal damage

Diffusion libre

5 kV PLAD implant  $\sim 2.6 \text{ E15 B/cm}^2$





5 kV  $\text{BF}_2^+$  implant  $1 \text{ E15 B/cm}^2$




- a high dose PLAD creates an amorphous silicon layer but thinner than beamline implant


# P<sup>2</sup>LAD Process Parameters.




# PLAD 80V Implant



Dose ~ 5E15 at/cm2  
Pressure = 30 mTorr  
Spacing = 7.6 cm  
Flow = 10 sccm





Notch:




Mean	: 45.61	Wafer Diam.:	200.00 mm	Operator ID	:
Maximum	: 49.84	Test Diam.:	185.42 mm	Fab Name	:
Minimum	: 42.71	Sites	: 121	Equip Info	:
Std Dev	: 1.57	Interval	: 1.00 %	Special Info:	R&D
Range	: 7.13			Wafer ID	: AD103-N,BF2 0.080kU
Hi/Lo Var:	7.70 %			Lot	:
				Meas. Equip.:	Prometrix

# PLAD $\beta$ - $\text{BF}_3$ , 3KV, $4\text{E}15/\text{cm}^2$ Repeatability

Anneal:  $1000^\circ\text{C}$ , 10sec.





## PLAD $\text{BF}_3$ -5kV- $1\text{E}15\text{cm}^{-2}$ Repeatability





- VSEA BKM Anneal  $1000^{\circ}\text{C}$ , 10sec.
- 27 Wafers, over 9 cassettes
  - Avg.  $R_s = 377.16 \Omega/\text{sq}$ .
  - Repeatability = 1.83%
  - Avg. Uniformity = 1.82%

# The SDE Challenge - Crossing the $1E20cm^{-3}$ Solubility Barrier



**BF<sub>3</sub>, 1kV, 1.0E15/cm<sup>2</sup>  
1000°C, 10sec. 100ppm O<sub>2</sub>**





Figure

**Avg. R<sub>s</sub> = 687.0 Ω/sq.**

**σ% = 2.2 (based on 9 wafers)**

# BF<sub>3</sub>, 1.5kV, 5.0E15/cm<sup>2</sup> 1050°C, 100ppmO<sub>2</sub>, Spike Anneal





Figure



**Avg.  $R_s = 266.3 \Omega/\text{sq.}$**

**$\sigma\% = 2.72$  (based on 5 wafers)**

# PLAD Rs and Xj with Spike Anneal





# PLAD + Impulse Activation and Anneal.




Vortek / VSEA collaboration 2002. SIMS profiles of BF3 (800 V 5E15) PLAD doped samples.  
Note lack of diffusion and absence of change in sample post annealed at 800°C for 30s.

# PLAD and SPE Anneals.





# VIISta 10 $\text{BF}_3$ vs. $\text{B}_2\text{H}_6$





- Applications: USJ and poly doping
  - $\text{BF}_3$  has reduced diffusion, better annealed  $X_j$  than  $^{11}\text{B}^+$
  - $\text{B}_2\text{H}_6$  has potentially better gate oxide reliability due to the absence of fluorine
- PLAD process testing
  - $\text{BF}_3$  is well characterized on Alpha tool, uniformity ranges from 1-2% at 5 kV to 2.5-4.0% at 500 V
  - $\text{B}_2\text{H}_6$  characterization underway, uniformity is 1.5-2.5% from 500 V to 5 kV ( $\sim 4\text{E}15$  dose), depth is similar to  $\text{BF}_3$
- Results pending: Poly wafer SIMS tests
- In progress: USJ matrix to give  $R_s$  vs.  $X_j$  data

# BF<sub>3</sub> vs. B<sub>2</sub>H<sub>6</sub> Depth Profiles in Poly Si (Normalized to 4E15 Dose)





# Boron Depth Profiles


## BF<sub>3</sub> vs. B<sub>2</sub>H<sub>6</sub> in Crystalline Si




# Source-Drain Extension Process Architecture.



# 90nm. Devices by P<sup>2</sup>LAD





*SDE by Varian  
PLAD fabricated  
by ST Crolles  
HCMOS process.*




*Device photo courtesy of Gressi/France Telecom/ST*

# Comparison of $V_t$ vs Gate Length.




*Data from D. Lenoble, et.al.  
2000 IEEE VLSI Symposium, 6/2000*


# Doping Technology Roadmap



Year	2001	2002	2003	2004	2005	2006	2007
DRAM 1/2 pitch [nm]	130	115	100	90	80	70	65
Isolate Lines [nm]	65	53	45	37	32	30	25



# Conclusions



- PLAD technology can be a tool for shallow junction formation down to the 50nm node and below in conjunction with new activation and anneal technologies
  - $I^2 + A^2 = USJ$
- Presence of multiple species and energy mixture does not prevent making good devices
- PLAD offers economical access to low implant energy and shows advantages over beamline implant in meeting ITRS roadmap goals