

Spike RTP for Ultra-Shallow Junction Formation


Paul Timans

July 2002

Overview

- ▶ State-of-the-Art USJ capabilities for volume production
 - Achieving the R_s/X_j target
- ▶ Challenges in process control
 - Uniformity & Repeatability
- ▶ Pattern effects:
 - The new frontier for process control
- ▶ Conclusions

Spike Annealing Minimizes Thermal Budget



E.g. $^{11}\text{B}^+$ 500 eV $1\text{E}15 \text{ cm}^{-2}$ no PAI


$T^{\text{max}}=50 \text{ K}=1.61 \text{ s}, X_j=35.7 \text{ nm}$

$T^{\text{max}}=50 \text{ K}=1.20 \text{ s}, X_j=26.1 \text{ nm}$

Reduction of the thermal budget suppresses ordinary diffusion




Cooling rate effects: $^{11}\text{B}^+$ SIMS depth profiles



B: 501.58 $\Omega/\text{sq.}$, C: 481.76 $\Omega/\text{sq.}$

State of the Art Techniques for Ultra-shallow Junction Formation, W. Lerch, B. Bayha, D.F. Downey & E.A. Arevalo, 199th Meeting of The Electrochemical Society in Washington DC., March, 2001

W-Halogen Lamp RTP Data Compilation for p-channel S/D Extension



Mattson / Varian w/o PAI:

Boron:

- ◇ 1050°C flash (U:425 K/s, D:80 K/s)
- ◆ 1050°C flash (U:425 K/s, D:120 K/s)
- ◈ 1050°C flash (U:250 K/s, D:80 K/s)



BF₂:

- 1050°C flash (U:425 K/s, D:80 K/s)
- 1050°C flash (U:425 K/s, D:120 K/s)
- 1050°C flash (U:250 K/s, D:80 K/s)
- ▼ 1050°C 10 s 1000 ppm O₂
- ▲ 1050°C 10 s 100 ppm O₂

■ : Lamp RTP with Ge-PAI:

200-500 eV $1E15 \text{ cm}^{-2}$ and $2E15 \text{ cm}^{-2}$, $t(T^{Peak} - 50 \text{ K}) \sim 1 \text{ s}$
(Ramachandran et al. ECS 2002)

State-of-the-Art: R_s vs. X_j : NMOS



The R_s/X_j data fulfill already the 70 nm technology node


Overview

- ▶ State-of-the-Art USJ capabilities for volume production
 - Achieving the R_s/X_j target
- ▶ Challenges in process control
 - Uniformity & Repeatability
- ▶ Pattern effects:
 - The new frontier for process control
- ▶ Conclusions

Flash Anneal Controller

Repeatability for Different Wafer Backsides

1102°C
Max peak
temperature
range is 0.7K




Wfr #	Wafer condition backside coating / doping	ϵ @ 2.3um	Total spectrum	
			Absorptivity lamp temp. 3000K	Emissivity wafer temp. 1000K
	hd = heavily doped ld = lightly doped			
	Bare / ld	0.68	0.66	0.68
1	400nm SiO2 / ld	0.92	0.79	0.81
2	Bare / ld	0.68	0.66	0.68
3	100nm SiO2 + 220nm poly Si / ld	0.4	0.52	0.61
4	480nm SiO2 + 150nm poly Si / ld	0.17	0.48	0.45
5	Bare / hd	0.68	0.66	0.68
6	200nm SiO2 + 110nm poly - Si /ld	0.39	0.41	0.64

test wafer sequence

dummy
wafer #1
wafer #2
wafer #3
wafer #4
wafer #5
wafer #6

Spike-Anneal of 300mm Wafers with Varying Backsides

1050°C, 200°C/s, B 2keV 1e15



$\epsilon = 0.92$

$\epsilon = 0.68$

$\epsilon = 0.17$

$\epsilon = 0.39$

Wafer backside coatings

Overview

- ▶ State-of-the-Art USJ capabilities for volume production
 - Achieving the R_s/X_j target
- ▶ Challenges in process control
 - Uniformity & Repeatability
- ▶ Pattern effects:
 - The new frontier for process control
- ▶ Conclusions

Pattern effect


- ▶ RTP is being used in volume production for a wide variety of processes. As technology advances, usually process control specifications become tighter
 - Temperature control
 - Reduced defects
- ▶ In RTP the wafers' optical properties have a major impact on heat-transfer, and as a result on temperature distributions on the wafer
- ▶ This "pattern effect" will become more important as technology advances: Especially with
 - Larger die sizes
 - System-on-Chip concepts

Coatings affect integrated radiative properties ⇒ heat transfer & pattern effects

- The calculation shows total emissivity for polysilicon-on-oxide structures at 1000°C
- There is also a radical effect on lamp-power coupling


P. Timans, R. Sharangpani and R. Thakur
“Rapid Thermal Processing“ in
Handbook of Semiconductor
Manufacturing Technology, edited by: Y.
Nishi and R. Doering, Marcel Dekker Inc.
New York 2000, p. 224

Total hemispherical emissivity



Under "open-loop" conditions, poly-on-oxide stacks can induce up to $\sim 90^\circ\text{C}$ T variation

- ▶ Calculation is for a case where lamp intensity gives 1000°C on plain silicon
- ▶ Results show why control via a preset lamp intensity cycle is not robust against large changes in wafer coatings
- ▶ This effect on heat-transfer also drives the phenomenon known as the "pattern effect"



T uniformity: ΔT from variations in power input and heat loss. 1% \Rightarrow 3.4°C at 1100 °C


Power balance: $\eta P = H_{eff} \sigma T^4$

Effect of changes (no conduction): $\frac{\Delta T}{T} = \frac{1}{4} \left(\frac{\Delta P}{P} + \frac{\Delta \eta}{\eta} - \frac{\Delta H_{eff}}{H_{eff}} \right)$

η lamp coupling
 P lamp power
 H_{eff} radiation loss factor

- Lateral thermal conduction in the wafer reduces non-uniformities
- This effect depends on the length scale of the pattern

Feature size has a strong impact on pattern effect



“Device Scaling Drives Pattern Effect Solutions”, P. Timans, Z. Nenyeyi & R. Berger, Solid State Technology, May 2002

- Calculation of ΔT from a stripe of material with 10% higher lamp power coupling
- Thermal conduction makes ΔT decrease with feature size
- For large feature sizes thermal conduction has no effect on ΔT
- For spike anneals, the transient ΔT needs to be analysed

Pattern Effect Experiments:

Investigated processes:

- rapid thermal oxidation RTO:
1150°C, 30 s, ambient 2 slm O₂, ramp rate 50 K/s
sensitivity: 0.75 Å/K
- rapid thermal annealing RTA:
1100°C, 1s, ambient (N₂:O₂), ramp rate 100 K/s
75As⁺ 1 keV, 1E15 cm⁻²
sensitivity: 1.1 Ω/(sq.K)


**implanted on both the frontside
and on the backside**

Data is from the paper "Pattern Effects: Still a Hidden World in Production?", Z. Nenyeyi et al., ECS 2002 Spring Meeting Proceedings.


Experiment: RTO and RTA

double-side polished, 200mm lightly doped wafers with following test patterns:

a) chessboard




b) logic



200 nm SiO₂+ 110 nm poly Si (poly)
(extremely low absorptivity)


dice with logic-structure
feature size 1-5 μm
coated area ≈ 65 %

High resolution local d_{ox} map on wafer backside reveals a large pattern effect: $\Delta T = 26 \text{ K}$




The pattern effect is clearly observed in a rapid-thermal oxidation process performed on a wafer with a chessboard pattern. Process: 1150°C-30 s dry O₂, ramp up rate: 50 K/s dual side heating. $\Delta d_{\text{ox}} = 19.2 \text{ \AA}$, $\Delta T_{\text{max}} = 25.6^\circ\text{C}$ (sensitivity 0.75 $\text{\AA}/^\circ\text{C}$).

Hot Shielding Reduces Pattern Effect by an Order of Magnitude



No Shield: 26K


Hot Shield: 2.7K



The use of the “Hot Shielding” approach greatly reduces the pattern effect. In this case $\Delta d_{\text{ox}} = 2 \text{ \AA}$, $\Delta T_{\text{max}} = 2.7^\circ\text{C}$ (RTO: 1150°C-30 s in Mattson 3000 RTP system).

Experiment:

double-side polished, 200 mm lightly doped wafers with following test patterns:




200 nm SiO₂+ 110 nm poly Si (poly)
(extremely low absorptivity)

dice with logic-structure
feature size 1-5 μm
coated area ≈ 65 %

Pattern effect in RTA: Double-side heating halves the problem, top-shield suppresses it

(RTA, As 1 keV, $1E15 \text{ cm}^{-2}$ 1100°C -1s; 100 K/s)


Magnitude of temperature non-uniformity for different heating modes




Arrangement of 28 individual „logic“ arrays with 6 different design rules

Geometrical combination of the different logic arrays in our test structures.

FW = free windows; **FI** = free islands with 0.5 μm x 0.5 μm up to 5 μm x 5 μm feature sizes. Light circle numbers are measurement sites where the X_j measurements show the largest variation




Soak-Annealing: Hot-Shielding Reduces Junction Depth Non-Uniformity by a Factor of Two



Boxer Cross X_j measurements on the frontside in one of our combined “poly-logic” test chips within and among the different logic arrays.

Spike-Annealing: Hot-Shielding Reduces Junction Depth Non-Uniformity by a Factor of Five



Boxer Cross X_j measurements on the frontside in one of our combined “poly-logic” test chips within and among the different logic arrays.

Conclusions

- Spike-annealing using W-Halogen lamps is the method of choice for USJ formation at the 90 nm node
- RTP process control has evolved to provide uniform and repeatable process results, even when wafer backside coatings vary
- Advanced technologies with tight constraints on within-wafer and intra-die uniformity demand solutions for the RTP pattern effect
 - Dual-side heating reduces the magnitude of pattern effects
 - Hot-Shielding can eliminate pattern effects