3-D Contact Engineering for Stacked Nano-Sheets and Beyond Requires Optimized Implant + Anneal Modules!

John Borland J.O.B. Technologies Dec 8, 2022

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

2020 Samsung Memory Suited Over MeV Retrograde FACTUAL BACKGROUND **Triple Well By Greenthread LLC** The Greenthread Patents

Case 2:19-cv-00147 Document 1 Filed 04/30/19 Page 1 of 57 PageID #: 1

UNITED STATES DISTRICT COURT EASTERN DISTRICT OF TEXAS MARSHALL DIVISION

Civil Action No.

GREENTHREAD, LLC,	
a Texas limited liability compar	ıy,

Plaintiff.

v

SAMSUNG ELECTRONICS CO., LTD. JURY TRIAL DEMANDED a Korean business entity SAMSUNG SEMICONDUCTOR. INC., a California corporation, SAMSUNG ELECTRONICS AMERICA, INC., a New York corporation, and SAMSUNG AUSTIN SEMICONDUCTOR, LLC, a Delaware limited liability company.

Defendants.

COMPLAINT FOR PATENT INFRINGEMENT

Plaintiff Greenthread, LLC ("Plaintiff" or "Greenthread"), by its attorneys, hereby alleges patent infringement against Defendants Samsung Electronics Co., Ltd. ("SEC") and its U.S. subsidiaries and related entities Samsung Electronics America, Inc. ("SEA"), Samsung Semiconductor, Inc. ("SSI"), and Samsung Austin Semiconductor, LLC ("SAS") (individually or collectively "Defendants" or "Samsung") as follows:

INTRODUCTION

This is an action for patent infringement under the Patent Laws of the

United States, 35 U.S.C. § 1 et seq. Greenthread alleges that Samsung has infringed and continues to infringe, directly and/or indirectly, four Greenthread patents: U.S. Patent Nos. 8,421,195 ("Rao '195" or "'195 patent"), 9,190,502 ("Rao '502" or "'502 patent"), 8,106,481 ("Rao '481" or "'481 patent"), and 9,647,070 ("Rao '070" or "'070 patent") (collectively, the "Greenthread Patents"), copies of which are attached hereto as Exhibits 1-4, respectively.

The Greenthread Patents cover foundational semiconductor technologies in the design and manufacture of integrated circuits such as memory, including but not limited to DRAM and NAND flash, and image sensors. Specifically, the Greenthread Patents describe semiconductor devices that employ graded dopants and well regions for,

from the semiconductor surface to/from the semiconductor substrate.

3. Samsung has infringed and continues to infringe the Greenthread Patents, directly and indirectly, by making, using, selling, offering for sale, and/or importing into the United States, semiconductor products with infringing graded dopant regions and/or electronics products containing the same; and, at least from the date of this Complaint, by A1), filed on September 3, 2004.

inducing third parties to use, sell, offer for sale, and/or import into the United States, Samsung semiconductor products with infringing graded dopant regions and/or to make, Regions," was duly and legally issued on May 9, 2017, from a patent application filed use, offer for sale, sell in the United States, and/or import into the United States

electronics products containing the same, with knowledge of the Greenthread Patents and claims priority from U.S. Patent Application No. 10/934.915 (Pub. No. US 2006/0049464

of the third parties' infringement resulting therefrom.

Plaintiff Greenthread solely owns all rights, titles, and interests in and to the 16

Greenthread Patents, including the exclusive rights to bring suit with respect to any past, present, and future infringement thereof.

 The Rao '195 patent, entitled "Semiconductor Devices with Graded Dopant Regions," was duly and legally issued on April 16, 2013, from a patent application filed January 12, 2007, with G.R. Mohan Rao as the named inventor. The Rao '195 patent claims priority from U.S. Patent Application No. 10/934,915 (Pub. No. US 2006/0049464

A1), filed on September 3, 2004.

The Rao '502 patent, entitled "Semiconductor Devices with Graded Dopant 18 Regions," was duly and legally issued on November 17, 2015, from a patent application filed October 16, 2014, with G.R. Mohan Rao as the named inventor. The Rao '502 patent claims priority from U.S. Patent Application No. 10/934,915 (Pub. No. US e.g., creating electric fields for aiding and/or retarding the movement of carriers to and/or 2006/0049464 A1), filed on September 3, 2004.

> 19. The Rao '481 patent, entitled "Semiconductor Devices with Graded Dopant Regions," was duly and legally issued on January 31, 2012, from a patent application filed August 27, 2009, with G.R. Mohan Rao as the named inventor. The Rao '481 patent claims priority from U.S. Patent Application No. 10/934,915 (Pub. No. US 2006/0049464 The Rao '070 patent, entitled "Semiconductor Devices with Graded Dopant November 3, 2015, with G.R. Mohan Rao as the named inventor. The Rao '070 patent

A1) filed on September 3 2004



117. The Accused NAND Instrumentalities comprise a plurality of well regions,

Samsung's Lawyers Contacted Me in May 2020 For **Technical Historical Data**

United States Patent [19]

- [54] METHOD OF CONSTRUCTING CMOS VERTICALLY MODULATED WELLS (VMW) BY CLUSTERED MEV BILLI (BURIED IMPLANTED LAYER FOR LATERAL **ISOLATION) IMPLANTATION**
- Inventor: John O. Borland, South Hamilton, [75] Mass.
- Assignee: Genus, Inc., Sunnyvale, Calif.
- Appl. No.: 343,116

Borland

Nov. 22, 1994 Filed:

[51]	Int. Cl. ⁶
[52]	U.S. Cl 437/34; 437/154; 437/93
[58]	Field of Search 437/34, 149, 150
[]	437/154, 931; 148/DIG. 15

References Cited [56]

U.S. PATENT DOCUMENTS

4,710,477 12/1987 Chen 437/34



[57]

[11]	Patent Number:	5,501,993		
[45]	Date of Patent:	Mar. 26, 1996		

5,160,996 11/1992 Odanaka 257/375 1/1995 Stolmeijer et al. 437/34 5,384,279

OTHER PUBLICATIONS

Diffusion/Implantation, Dec. 1993 "MeV Implantation Technology Next-generation manufacturing with current--generation equipment" John Ogawa Borland, Ron Koelsch. brochure pp. 1-8.

Fowler, "MosFet Devices with high-gate dielectric integrity", IBM TDB, vol. 17, No. 1, Jun. 1974.

Primary Examiner-Chandra Chaudhari Attorney, Agent, or Firm-Nields & Lemack

ABSTRACT

CMOS vertically modulated wells are constructed by using clustered MeV ion implantation to form a structure having a buried implanted layer for laterial isolation.

21 Claims, 5 Drawing Sheets

United States Patent [19]	[11] Patent Number: 5,821,589
Borland	[45] Date of Patent: Oct. 13, 1998
[54] METHOD FOR CMOS LATCH-UP IMPROVEMENT BY MEV BILLI (BURIED IMPLANTED LAYER FOR LATERNAL ISOLATION) PLUS BURIED LAYER IMPLANTATION	5,160,996 11/1992 Odanaka 257/375 5,292,671 3/1994 Odanaka 437/29 5,384,279 1/1995 Stolmeijer et al. 437/57 5,501,993 3/1996 Borland 437/34 OTHER PUBLICATIONS
[75] Inventor: John O. Borland, South Hamilton, Mass.	Diffusion/Implantation, Dec. 1993, "MeV Implantation Technology Next-generation manufacturing with current-
[73] Assignee: Genus, Inc., Sunnyvale, Calif.	-generation equipment Joint Ogawa Boriand, Kon Koesen. brochure pp. 1–8.
[21] Appl. No.: 822,537	rity", IBM TDB, vol. 17, No. 1, Jun. 1974.
[22] Filed: Mar. 19, 1997	Primary Examiner-Valencia Wallace
[51] Int. Cl. ⁶ H01L 29/76; H01L 29/94	Attorney, Agent, or Firm-Nields, Lemack & Dingman
[52] U.S. Cl. 257/369; 257/374; 257/375; 257/376: 438/228: 438/526: 438/529	[57] ABSTRACT
[58] Field of Search	CMOS vertically modulated wells are constructed by using a blanket implant to form a blanket buried layer and then using clustered MeV ion implantation to form a structure
[56] References Cited	having a buried implanted layer for lateral isolation in addition to said blanket buried layer.
4.710.477 12/1987 Chen 437/24	1 Claim, 4 Drawing Sheets
/ /	, ·



Sign Up To Receive Daily Updates

Amend/Correct Docket Control Order. Signed by District Judge Rodney Gilstrap on 7/8/2020. (ch,) (Entered: 07/08/2020)

Notice of Filing of Patent/Trademark Form (AO 120) at termination of case. AO 120 mailed to the Director of the U.S. Patent and Trademark Office. (ch,) (Entered: 07/10/2020)

ORDER granting 104 Motion to Dismiss. ORDERED that Plaintiffs claims for relief against Defendants are DISMISSED WITH PREJUDICE. Signed by District Judge Rodney Gilstrap on 7/9/2020. (ch,) (Entered: 07/10/2020)

Joint MOTION to Dismiss with Prejudice by Greenthread, LLC. (Attachments: # 1 Text of Proposed Order)(Morton, Cyrus) (Entered: 07/09/2020)



J.O.B.

Sales &

5

Greenthread LLC –vs- Intel/Dell Jan 2022

Intal Countar Suit

Greenthread Asserts Rao Patents Against Dell and Intel in Single West Texas Complaint (/news/69396-greenthread-asserts-rao-patents-against-dell-and-intel-in-single-west-texascomplaint)

January 30, 2022

Texas plaintiff Greenthread, LLC (https://insight.rpxcorp.com/entity/1120895-greenthread-llc) has sued Dell and Intel (6:22-cv-00105 (https://insight.rpxcorp.com/litigation/txwdce-1160451-greenthread-v-intel)) in a single suit, targeting the provision of Intel's 10th, 11th, and 12th generation of semiconductors (Comet Lake, Tiger Lake, and Alder Lake-series devices), alleged to be incorporated in various Dell laptops (Inspiron, New Inspiron, XPS, New XPS, G15, and Alienware-series products). Greenthread asserts five semiconductor fabrication patents, received from sole named inventor G.R. Mohan Rao, one of the plaintiff's directors. Texas records indicate that this campaign is backed by a funder relatively new to patent monetization.

> J.O.B. Technologies (Strategic Marketing, Sales & Technology)

		mer Counter S	ull
5:26 1	.ul 🗢 🕪	5:21 <i>-</i> 7	ul 🗢 🚧
∃ JUSTIA		NEW Sign Up To Receive Daily Upo	lates
Greenthread, LLC v. Int Corporation et al	el	IPR2023-00260 - Intel	
Plaintiff:		Corporation v. Greenthread LL	.C
Greenthread, LLC		Details	
Defendant: Intel Corporation, Dell Inc. and Dell Technologies Inc.		PATENT NUMBER	
Case Number: 6:2022cv00105		APPL. NUMBER 16717950	
Filed: January 27, 2022			
Court: US District Court for the Western Di Texas	strict of	Greenthread LLC Q STATUS Pending	
Presiding Judge: Alan D Albright		FILING DATE 2022-11-28 INSTITUTION DATE	
Nature of Suit: Patent		TERMINATION DATE	
Cause of Action: 35 U.S.C. § 271 Patent Infringement		AA	ۍ ۲

dockets.justia.com



Source: IC Insights

Year

26F

Worldwide IC Market (\$B)	\$510.5
China IC Market (\$B)	\$186.5
China-based IC Production (\$B)	\$31.2
% of WW IC Market	6.1%
% of China IC Market	16.7%
China-HO IC Broduction (\$B)	¢123
(of total China IC Draduction	φ12.5 20.40/
	39.4%
% of WW IC Market	2.4%
% of China IC Market	6.6%
2018	
Worldwide IC Market (\$B)	421.7
China IC Market (\$B)	155.1
China-based IC Production (\$B)	24.0
% of WW IC Market	5 7%
% of China IC Market	15 5%
	1010 /0
China-HQ IC Production (\$B)	6.5
% of total China IC Production	27.1%
% of WW IC Market	1.5%
% of China IC Market	4.2%
embles iPhones, Computers (A	pple.

China assembles iPhones, Computers (Apple, Dell, HP etc.)

US needs not semiconductor chip Act but assembly of electronic products in US!

Chinese Companies' Share of the Total

Foundry Market



Capable Players at different Process Nodes



Gales & rechnology/

Technology Node Scaling

Nano-sheet



*Graphics for illustrative purposes only and not to scale.

Key performance booster post 2000 → Strain Si, HKMG, FinFET, DTCO, PowerVia, RibbonFET

2022 IEEE VLSI Symposium on Technology and Circuits

US 20210407999A1

(19) United States

(12) Patent Application Publication
HUANG et al.(10) Pub. No.: US 2021/0407999 A1
(43) Pub. Date:(12) Patent Application Publication
(43) Pub. Date:(10) Pub. No.: US 2021/0407999 A1
Dec. 30, 2021

(51)

(52)

(57)

- (54) STACKED FORKSHEET TRANSISTORS
- (71) Applicant: Intel Corporation, Santa Clara, CA (US)
- (72) Inventors: Cheng-Ying HUANG, Portland, OR (US); Gilbert DEWEY, Beaverton, OR (US); Anh PHAN, Beaverton, OR (US); Nicole K. THOMAS, Portland, OR (US); Urusa ALAAN, Hillsboro, OR (US); Seung Hoon SUNG, Portland, OR (US); Christopher M. NEUMANN, Portland, OR (US); Willy RACHMADY, Beaverton, OR (US); Patrick MORROW, Portland, OR (US); Hui Jae YOO, Portland, OR (US); Richard E. SCHENKER, Portland, OR (US); Marko RADOSAVLJEVIC, Portland, OR (US); Jack T. KAVALIEROS, Portland, OR (US); Ehren MANNEBACH, Beaverton, OR (US)
- (22) Filed: Jun. 26, 2020

Publication Classification

Int. Cl.	
H01L 27/092	(2006.01)
H01L 29/06	(2006.01)
H01L 29/78	(2006.01)
H01L 29/775	(2006.01)
H01L 29/423	(2006.01)
U.S. Cl.	
CPC H01L 2	27/0924 (2013.01); H01L 29/0673
(2013.01)	; H01L 29/4232 (2013.01); H01L

29/775 (2013.01); H01L 29/7851 (2013.01) ABSTRACT

Embodiments disclosed herein include stacked forksheet transistor devices, and methods of fabricating stacked forksheet transistor devices. In an example, an integrated circuit structure includes a backbone. A first transistor device includes a first vertical stack of semiconductor channels adjacent to an edge of the backbone. A second transistor device includes a second vertical stack of semiconductor channels adjacent to the edge of the backbone. The second transistor device is stacked on the first transistor device.

Contact Resistance

(21) Appl. No.: 16/913,796





FIG. 1A



FIG. 1B

Intel's Stacked Nanosheet Transistors Could Be the Next Step in Moore's Law

Process that builds two transistors—one directly atop the other—will boost chip density

By Samuel K. Moore



Image: Intel

NMOS and PMOS devices usually sit side-by-side on chips. Intel has found a way to build them atop one another, compressing circuit sizes.



Semiconductor Innovations, from Device to System

Yuh-Jier Mii Research and Development, TSMC, Hsinchu, Taiwan; Email: <u>yjmii@tsmc.com</u>

Device Architecture Outlook



* TMD: transition metal dichalcogenides



Critical Process Features Enabling Aggressive Contacted Gate Pitch Scaling for 3nm CMOS Technology and Beyond IEDM-2022 paper 27.1

Chih-Hao Chang, V.S. Chang, K.H. Pan, K.T. Lai, J. H. Lu, J.A. Ng, C.Y. Chen, B.F. Wu, C.J. Lin, C.S. Liang, C.P. Tsao, Y.S. Mor, C.T. Li, T.C. Lin, C.H. Hsieh, P.N. Chen, H.H. Hsu, J.H. Chen, H.F. Chen, J.Y. Yeh, M.C. Chiang, C.Y. Lin, J.J. Liaw, C.H. Wang, S.B. Lee, C.C. Chen, H.J. Lin, R. Chen, K.W. Chen, C.O. Chui, Y.C. Yeo, K.B. Huang, T.L. Lee, M.H. Tsai, K.S. Chen, Y.C. Lu, S.M. Jang, and S.-Y. Wu

Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, R.O.C, email: chihhao chang@tsmc.com







Fig.5 Contact resistance and variation comparison. SAC reduces resistance by 45% and variation by 50% from traditional contact scheme.



Fig.6 Contact CD and resistance comparison. SAC disrupts CD reduction trend while providing an even smaller resistance in this work.

Said to extend FinFET another generation requires lower contact resistance!

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Gate length scaling beyond Si: Mono-layer 2D Channel FETs Robust to Short Channel Effects

C. J. Dorow^{*1}, A. Penumatcha¹, A. Kitamura¹, C. Rogan¹, K. P. O'Brien¹, S. Lee¹, R. Ramamurthy², C. -Y. Cheng³, K. Maxey¹, T. Zhong¹, T. Tronic¹, B. Holybee¹, J. Richards², A. Oni², C. -C. Lin¹, C. H. Naylor¹, N. Arefin⁴, M. Metz¹, R. Bristol¹, S. B. Clendenning¹, U. Avci¹ Components Research¹, Quality and Reliability², Technology Development³, Global Sourcing for Equipment and Materials⁴, Intel Corporation, Hillsboro, OR 97214, USA.

Intel IEDM-2022 paper 7.5

Needs Low Contact Resistance For PMOS



Fig. 1. 2D mono-layer nanosheet channels allow for ultra-scaled gate lengths and increased number of channels per stack height.



Fig. 2. TEM cross section of a two-layer TMD stacked nanoribbon structure showing 2-3 ML per nanoribbon. (b) TEM elemental mapping of stacked 2D nanoribbons.



Fig. 6. (a) TEM elemental mapping of double gated device. (b) TMD delamination near S/D contacts.

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Millisecond and Sub-Millisecond Annealing

Jacob Jensen, Intel, IIT-2022 Sept-2022, TH1.01 paper

- Advanced Precision Annealing Needed
- New Material Modification
- Surface Selective Anneals
 - Maybe Laser Anneal
- Work on Process Variability
- His Last Comment: Contact Resistance is more critical than in the past



Active Concentration (cm⁻³)

importance of the active dopant concentration.

Low temperature source / drain epitaxy and functional silicides: essentials for ultimate contact scaling

C. Porret¹, J.-L. Everaert¹, M. Schaekers¹, L.-A. Ragnarsson¹, A. Hikavyy¹, E. Rosseel¹, G. Rengo¹, R. Loo¹, R. Khazaka², M. Givens², X. Piao¹, S. Mertens¹, N. Heylen¹, H. Mertens¹, C. Toledo de Carvalho Cavalcante¹, G. Sterckx¹, S. Brus¹, A. Nalin Mehta¹, M. Korytov¹, D. Batuk¹, P. Favia¹, R. Langer¹, G. Pourtois¹, J. Swerts¹, E. Dentoni Litta¹ and N. Horiguchi¹ ¹Imec, Leuven, Belgium, email: Clement Porret@imec.be ²ASM, Leuven, Belgium



Figure 2. Work function and average effective mass of considered metals.



Figure 4. Cross section (a) HAADF-STEM of TiN / W, (b) BF-STEM of Ti / LT Si03Ge07:B contacts formed in TLM and (c) extracted contact resistivities.

(a)

TaN

TiN or TaN cap

Ti, Ti/Gd, Sc, Hf, Ti/Nb

Silicide

40-50 nm LT Si:P

p-well

Si sub.

Contact stacks for NMOS





▲ Ti/LT Si:P Sc / LT Si:P (Ω.cm²) Reduced growth temp Activation ° via LA 10^{20} 10^{21} $[P]_{act}$ (cm⁻³) $[P]_{chem}$ (cm⁻³) Figure 5. [P]act as a function of [P]chem in Si:P. Dashed lines are guides for the eve





Open symbols: HT Si:P + spik

after several post epi and metal deposition anneals Dashed lines are guides for the eye





(1: 420°C-20min; 2: 525°C-1min; 3: 650°C-1min)

IEDM-2022 paper 34.1

TaN

TiN or TaN cap

Ti, Hf, Mo, Ti/Nb

(Germano) silicide

 \leq 30 nm Si_{1-x}Ge_x:B

n-well

Si sub.

Contact stacks for PMOS

t₁ t₂ (cm⁻³

[P]_{act}

 10^{20}

1020

(b)

Figure 3. Material stacks for (a) N and (b) PMOS contact assessments.

TiN (/ Ti) / W

TiN/Ti/W

TiN / Ti / LT Sio , Geo 3:B

Si: Trumbore, Bell Labs, 1959



19

VLSI Sym June 2016

Session 7: Contact Resistance Innovations for Sub-10nm Scaling

Paper 7.5: UMC/AMAT ultralow p+ SiGe contact resistivity (5.9E-9Ω-cm2)

Paper 7.1: IMEC/AMAT/Samsung ultralow resistivity contacts (2.1E-9Ωcm2) Pre-contact PAI $SiP = 2E21/cm^3 + Ge-PAI = 2.1x10^{-9} \Omega - cm^2$ $70\% - SiGeB + Ge-PAI = 2.1x10^{-9} \Omega - cm^2$

Paper 7.3: AMAT 7nm node ultralow n+ contact resistivity (<1.0E-9Ω-cm2)

DSA versus nsec laser annealing

Paper 7.4: GF/IBM canceled: Sub-2x10⁻⁹ Ω-cm² N- and P-Contact Resistivity with Si:P and Ge:Ga Metastable Alloys for FinFET CMOS Technology

Paper 7.4: **GF/IBM** paper was withdrawn and not reported nor published. The title said "Sub-2E-9 Ω -cm² contact resistivity with SiP and Ge:Ga FinFET. **Ultratech** sent out a press release announcing their LXA nsec laser melt system was used, what a mistake! The **Applied** results in paper 7.3 above and the **IMEC** results in paper 7.1 are all better!

FinFET performance with Si:P and Ge:Group-III-Metal Metastable Contact Trench Alloys

O. Gluschenkov¹, Z. Liu¹, H. Niimi², S. Mochizuki¹, J. Fronheiser², X. Miao¹, J. Li¹, J. Demarest¹, C. Zhang¹, C. Niu², B. Liu², A. Petrescu¹, P. Adusumilli¹, J. Yang¹, H. Jagannathan¹, H. Bu¹, and T. Yamashita¹

Trench epi

Gate

FIN

corrected

7.6E20

IEDM-2016 paper 2.7



Abstract— We achieved mid-10⁻¹⁰ Ω-cm² n-type S/D contact resistivity (np_c) and 1.9×10^{-9} Ω -cm² p-type S/D contact resistivity (ppc) by employing laser-induced liquid or solid phase epitaxy (LPE/SPE) of S1:P and Ge:Group-III-Metal metastable alloys inside nano-scale contact trenches. The Ge:Group-III-Metal alloy allows for a metal-Ge Fermi level pinning effect to lower Schottky barrier height (SBH) while reducing both bulk and unipolar heterojunction resistances. Correspondingly, large Ron reduction and Id gain have been realized in scaled n- and p-FinFETs with the contact length of less than 20nm









EDX (Elemental Mapping)

21

Paper 16.1: Liu of IBM/GF/UTEK reported on their study using UltraTech's non-melt msec laser (LSA) versus melt nsec 532nm laser for low n+ and p+ contact resistance. Fig.2 below shows the process flow of S/D contact formation by SPE and LPE using an amorphous-SiP pocket on n+ SiP-S/D or amorphous-Ge pocket on p+ SiGe-S/D. The process window for LPE (liquid phase epi) is shown in Fig.5 versus Ge content and Table 1 shows actual results for specific laser power levels. Fig.7 shows X-TEM for the n+ contact using SiP with non-melt msec LSA. Fig.9 below shows n+ contact resistance results with melt laser values much lower than non-melt msec LSA result but yield fails for nsec laser anneal temperatures >1300C due to gate stack damage. Fig.8 shows p+ contact resistance results with non-melt msec LSA showing best result at 800C while all the nsec laser melt results were worse also for Fig.11. Gate stack yield failure occurs also at >1300C.



ded

VLSI-2017

Wafer	Pre-heat	Power%	Target T				
			90	1396 C			
	700 C	82	1335 C				
A		74	1273 C	SI(1-X)	Ge(X)	liquidus	
			66	1211 C	1	0	1412
в	в	450 C	64	945 C	0.8	0.2	1380
			56	883 C	0.5	0.5	1274
			48	821 C	0	1	940
		40	759 C	10-100			

J.O.B. Technolo Sales & Technolo Table.1 (a) pre-heat & nSec laser power settings and interpolated temperatures, (b) Si & SiGe liquidus vs Ge content.



Fig.7 Partial re-growth of Si:P at 800C DB mSec LSA and full re-growth at 900C.



Ge: Trumbore, Bell Labs, 1959



24

Ge-rich Surface Formation by Nanosecond Laser Anneal



Ge is segregated towards SiGe surface with Implant + NLA

External Use

APPLIED,



ECS Oct-2018

60

55

50

45

40

35

30

25

20

15 10

5

0

0

Germanium concentration (%)

Composition and Strain Evolution of Undoped Si_{0.8}Ge_{0.2} Layers Submitted to UV-Nanosecond Laser Annealing

L. Dagault^{a,b}, P. Acosta-Alba^a, S. Kerdilès^a, J. P. Barnes^a, J. M. Hartmann^a, P. Gergaud^a, T. T. Nguyen^a, A. Grenier^a, J. Aubin^c and F. Cristiano^b

^a Université Grenoble Alpes, CEA, LETI, 38000 Grenoble, France ^bLAAS-CNRS, Université de Toulouse, UPS, 31031 Toulouse, France ^c SCREEN-LASSE, 92230 Gennevilliers, France



Figure 4. Evolution of the macroscopic degree of strain relaxation of initially 30 nm thick Si_{0.8}Ge_{0.2} layers as a function of the energy density, calculated with data obtained from Figure 3 RSMs. An increase of the relaxation, up to 25%, is evidenced for samples annealed at 1.70 and 1.80 J/cm². The open symbol point at 1.80 J/cm² corresponds to the additional weak contribution observed in the associated (224) RSM. The dotted line is to be used only as a guide for the eyes.



Figure 2. (a) Evolution of SP2 haze and AFM RMS roughness (10×10 µm² scans) of initially 30 nm thick Si_{0.8}Ge_{0.2} layers, as functions of laser energy density. A strong increase of both roughness metrics occurs around 1.55 J/cm², corresponding to the melt threshold of the SiGe surface. (b) AFM images (10×10 µm²) corresponding to samples annealed at 1.42 (regime I), 1.65 (regime II) and 2.00 J/cm² (regime III).



UF FLORIDA

Time Resolved Reflectometry with Pulsed Laser Melting of Implant Amorphized $Si_{1-x}Ge_x$

Jesse A. Johnson II⁴, Xuebin Li², Chris Hatem³, David Brown¹, Bruce Adams², <u>Kevin S. Jones</u>¹;

¹ University of Florida, Gainesville, Florida, ² Applied Materials, Santa Clara, California; ³ Applied Materials – Varian Semiconductor Equipment, Gloucester, Massachusetts, ⁴ Mainstream Engineering, Rockledge FL

IIT-2022, TU3.03 paper

Reducing ρ_c for pMOS

- At S/D metal interface need:
 - High Active Dopant Concentration (N_A)
 - Minimal Defects / Lateral Uniformity (Φ_B)
 - Biaxial-strained SiGe S/D (Φ_B , m*)
 - Increased [Ge] at S/D-contact interface (Φ_B)

How do we accomplish this?

p-FinFET



J.O.B. Technolo Sales & Techno

Sub-melt to Threshold for Liquid Phase Epitaxy

Reflectivity and Absorption Response to Alloy Concentration



University of Florida

Activation Engineering is needed

Low epi resistivity is needed to drive $R_{s/D}$ down and drive ρ_c down. ٠

$$R_{S/D} \propto \rho$$
 $\rho_c \propto e^{q \times \varphi_B} / \sqrt{N_a}$

$$p_c \propto e^{q \times \varphi_B} / \sqrt{N_a}$$

Measuring Activation Depth Profiles in very Highly Doped Ultra-Thin Semiconductors at Sub-nm Depth Resolution

> AJ Joshi (ALP Inc.) ajoshi@alpinc.net

Ion Implantation Technology 2022 28th Sept 2022

- Solution to both is to engineer materials with better electrical performance ٠
- The approach industry is looking at is to increase N_a but adequate feedback is ٠ lacking.



"Fin pitch scaling with each CMOS node reduces contact area and drives up Rc, while narrower and taller fins result in increase in RSD"

F.A Khaja, "Contact Resistance Improvement for Advanced Logic by Integration of Epi, Implant and Anneal Innovations", Volume 4, Issue 48 (Electronics and Photonics) 2019, pp. 2559-2576.



https://sst.semiconductor-digest.com/2014/12/laser-spikeannealing-resolves-sub-20nm-logic-device-manufacturingchallenges/

Sub-nm Carrier Concentration Profiles

- In reality, Process A has higher activation in the near-surface than Process B.
- Bulk data cannot capture *near-surface activation* which is crucial for good contacts.



Near-Surface Activation Engineering for Better n-

• Near-surface activation has an oversized impact on contact resistivity, so understanding the effects of process on near-surface activation is crucial.

Sample	Rs (Ω/□)	µ (cm2/V-s)	Active Dose (#/cm2)	
Phos:Ge	39.9	270.1	5.8e14 📉	+14% in activation w/
Phos+Sb:Ge	38.5	246.3	6.6e14 🛹	co-doping



J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Gate-All-Around Strained Si_{0.4}Ge_{0.6} Nanosheet PMOS on Strain Relaxed Buffer for High Performance Low Power Logic Application

A.Agrawal¹, S. Chouksey¹, W. Rachmady¹, S. Vishwanath², S. Ghose², M. Mehta², J. Torres¹, A.A. Oni², X. Weng², H. Li², D. Merrill², M. Metz¹, A. Murthy² and J. Kavalieros¹
 ¹Components Research, Intel Corporation, Hillsboro, OR 97124, USA
 ²Portland Technology Development, Intel Corporation, Hillsboro, OR 97124, USA
 Contact: E-mail <u>ashish1.agrawal@intel.com</u>

IEDM-20 paper 2.2

Abstract— For the first time, we report a short channel high performance, gate-all-around strained Si_{0.4}Ge_{0.6} nanosheet PMOSFET with aggressively scaled dimensions. We demonstrate realization of s-Si_{0.4}Ge_{0.6} nanosheet with 5nm thickness and device with L_G=25nm featuring record high $I_{ON}=508 \ \mu A/\mu m$ at $I_{OFF}=100 nA/\mu m$ and $V_{DS}=-0.5 V$. This result is obtained with the combination of (a) novel Si-cap-free gate oxide solution featuring thin EOT=9.1A, low D_{IT} and N_{IT} for s-Si_{0.4}Ge_{0.6} channel, (b) record high hole mobility= 450 cm²/Vs owing to compressive strain imparted by $Si_{0.7}Ge_{0.3}$ strain relaxed buffer (SRB), (c) low $R_{EXT}=150 \Omega$ -µm due to highly active, strained source/drain SiGe process and novel p++ cap layer, (d) optimized source/drain tip and junction to minimize GIDL impact to IOFF. Additionally, the impact of operating temperature on GIDL and I_{OFF} is comprehensively studied to prescribe optimal V_{CC} range of operation for this technology.

s-SiGe Nanosheet PMOS



Laser Annealing Applications For Advanced FinFETs and Beyond

Oleg Gluschenkov, IBM Research, IIT-2022 Sept-2022, TU1.01 paper

Nano-Sheets and 3-D Stacked Nano-sheets/FinFETs require lower External Resistance (Contact Resistance) more critical than transistor!

<u>Planar</u>	<u>FinFET</u>	Nano-sheet	<u>3-D Stacking</u>
Wc/Wg ~1	Wc/Wg ~1/3	Wc/Wg ~1/6	
Rext/Rch <1	Rext/Rch ~1	Rext/Rch ~3	Rext/Rch ~3

Strain/Lattice Characterization of Si+Ge, SiGe+Ge, SiGe+C, Ge+C, Ge+Sn & Si+Ge+Sn Surface Layers Formed By Implantation With RTA or Laser Annealing Using SIMS, XPS, TEM-EDX, XRD and Raman Analysis

IIT-2022 September 29, 2022

John Borland, J.O.B. Technologies, Aiea, HI, USA

Shota Komago, Ryo Yokogawa, Kazutoshi Yoshioka, Naomi Sawamoto and Atsushi Ogura, Meiji University, Kawasaki, Japan Gary Goodman, Nadya Khapochkina and Temel Buyuklimanli, EAG, Sunnyvale, CA, USA

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Outline

At IEDM-2022 Tuesday EDS Panel on Materials for Electronic Devices: Think Crazy Ideas for University Material Research!

- Introduction: Lattice Constant Engineering to Replace Epi Buffer Layer (Power Devices or III-V Solar) or Boost p+SiGe /n+Si Contact Resistance.
 - Chemical: SIMS \rightarrow XPS \rightarrow TEM-EDX for 2-D mapping
 - Strain: XRD → Raman
- Experimentation:
 - Substrate Wafer: Si-Cz wafers, SiGe-Epi, Ge-Cz wafers and Ge-Epi
 - Ion Implantation (Ge, Sn & Ge+Sn)
 - Anneals (RTA or Laser-melt)
- Results:
 - Chemical Analysis: SIMS, XPS and TEM-EDX
 - Strain: XRD and Raman
- Summary/Conclusion:
 Acknowledgements

Elements Analysis for CMOSFET







Implant Strain & Doping Critical!

36

РΚ

ECS Transactions, 50 (9) 47-58 (2012) ©The Electrochemical Society

Stress techniques and mobility enhancement in FinFET architectures

G. Eneman, L. Witters, J. Mitard, G. Hellings¹, A. De Keersgieter, D.P. Brunco², A Hikavyy, B. Vincent, E. Simoen, P. Favia, H. Bender, A. Veloso, T. Chiarella, G. Boccardi, M. Kim, M. Togo, R. Loo, K. De Meyer¹, N. Horiguchi, N. Collaert, A. Thean

Imec, Kapeldreef 75, 3001 Leuven, Belgium ¹ ESAT-INSYS department, Katholieke Universiteit Leuven, 3001 Leuven, Belgium ² GLOBALFOUNDRIES assignee at imec. 3001 Leuven. Belgium

On n-FinFETs, tensile stressed Contact Etch-Stop Layers (t-CESL) are less effective than on planar FETs when a gate-first scheme is used. For gate-last schemes, CESL is as effective as on planar FETs, moreover a strong boost is expected when compared to gate-first schemes. CESL becomes very ineffective for layouts with narrow fin pitches with merged fins: about 3 times lower mobility increase is predicted than for isolated fins.

Tensile stressed gates are shown to be an effective stressor on gatefirst n-FinFETs, but not on gate-last: in the latter case a slight mobility degradation is predicted.

Si:C source/drain stressors are very effective and show similar width dependence as on planar FETs. Significant mobility enhancement is predicted both in isolated and tight-pitch/merged fin configurations.

July 2012 Synopsys visit said best FinFET results when Fin is completely doped uniformly to 2E18/cm3 and NO extension. Also said from simulations the only way Intel gets the nMOS device performance is to use eSiC epi grown in confined etched out Fin structure with sidewall spacer in place! See ECS-2012 IMEC paper.

J.O.B. Te

Sales & T

Nitride spacer Si:C 2% Si:C 3% Si:C

Figure 9. (Left) front and (right) backside view of an isolated fin with Si:C (2% C) source/drain. The 30 nm-high Si fin is first recessed by 25 nm, and regrown by 50 nm of Si:C. Spacers are left at the sides of the fin.



Figure 12. (Left) front and (right) backside view of an isolated fin with Si:C (2% C) ource/drain. A 2:1 Si:C growth anisotropy is assumed, i.e. the vertical thickness of the Si:C is twice the thickness deposited on the fin sides. Spacers are removed from the fin idewalls.

July 2014 WCJUG seminar Victor admitted to me his simulations were WRONG 2 years ago!

37

(12) United States Patent Borland et al.

- (54) METHODS OF FORMING DOPED AND UN-DOPED STRAINED SEMICONDUCTOR MATERIALS AND SEMICONDUCTOR FILMS BY GAS-CLUSTER-ION-BEAM IRRADIATION AND MATERIALS AND FILM PRODUCTS
- (75) Inventors: John O. Borland, South Hamilton, MA (US); John J. Hautala, Beverly, MA (US); Wesley J. Skinner, Andover, MA (US); Martin D. Tabat, Nashua, NH (US)
- (73) Assignee: TEL Epion Inc., Billerica, MA (US)



- (10) Patent No.: US 7,259,036 B2 (45) Date of Patent: Aug. 21, 2007

See application file for complete search history.

References Cited

(56)

U.S. PATENT DOCUMENTS

5,907,780 6,251,835 6,963,078	A B1 B2	5/1999 6/2001 11/2005	Gilmer et al. Chu et al 505/411 Chu
2002/0015808	A1	2/2002	Lindauer et al.
2002/0036261	A1	3/2002	Dykstra 250/287
2002/0070361	A1	6/2002	Mack et al 250/505.1
2003/0109092	A1	6/2003	Choi et al 438/200

Room Temperature Processing : PR compatible



Also used PR for localized/selective deposition

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Borland et al., ECS Oct 2004

epion

ABSTRACT

Methods and apparatus are described for irradiating one or more substrate surfaces with accelerated gas clusters including strain-inducing atoms for blanket and/or localized introduction of such atoms into semiconductor substrates, with additional, optional introduction of dopant atoms and/or C. Processes for forming semiconductor films infused into and/or deposited onto the surfaces of semiconductor and/or dielectric substrates are also described. Such films may be doped and/or strained as well.

No Surface Cleaning

(57)

HF-Dip Surface Cleaning



950°Cでは、SiGe層からの信号有るが非常にブロード(濃度分布?)。

(57)

ABSTRACT

A method of making a semiconductor device patterns a first fin in a pFET region, and patterns a second fin in an nFET region. A plurality of conformal microlayers containing a straining material are deposited on the first and second fins. A protective cap material is formed on the first fin, and the conformal layers are selectively removed from the second fin. The straining material is then thermally diffused into the first fin. The protective cap material is removed from the first fin after the thermal annealing and after the conformal micro layers are selectively removed from the second fin.

extension and source/drain regions. A process referred to herein as Plasma Doping (PD) can be used as one method for Assignces: International Business Machines the deposition/implantation of the Ge layers. PD uses plasma to generate active radicals of species to be deposited. For Germanium, PD uses GeH4 precursor. PD can be operated both in the implant mode as well as un-biased deposition mode (to minimize damage to substrate). The methods described herein are not limited to the FinFET or TriGATE geometries, but also extend to the fully depleted planar extremely thin silicon-on-insulator (ETSOI) devices where the operation in the implant mode can cause irreparable damage to the thin substrate, potentially amorphizing the entire substrate

The straining material imparts a compressive strain to the surface Si channel of the first FinFET device and converts a portion of the surface Si of the fin into an alloy of silicon. By introducing Ge in the channel by Ge diffusion in pFET fins prior to the gate patterning, this processing lowers the threshold voltage and enhances carrier mobility. The straining material may comprise, for example, Germanium or Carbon.

16 is a schematic diagram illustrating the selective removal of the monolayers 76 from the nFET region 74 such that the J.O.B. Tecmonolayers 76 remain on the pFET region 72 of the planar Sales & Te device 70. This selective removal of the layer 76 is accom-

(12) United States Patent Berliner et al.

US 8,900,973 B2 (10) Patent No.: (45) Date of Patent: Dec. 2, 2014

CPC H01L 21/845; H01L 27/1211; H01L

IPC H01L 21/845, 27/1211, 29/7848

See application file for complete search history.

References Cited

U.S. PATENT DOCUMENTS

(Continued)

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

1 833 094 A1 9/2007

3/1988 Pfiester et al.

7/2010 Clavelier et al.

29/7848

438/468

(58) Field of Classification Search

METHOD TO ENABLE COMPRESSIVELY STRAINED PFET CHANNEL IN A FINFET STRUCTURE BY IMPLANT AND THERMAL DIFFUSION

(75)Inventors: Nathaniel C. Berliner, Albany, NY (US); Pranita Kulkarni, Slingerlands, NY (US); Nicolas Loubet, Albany, NY (US); Kingsuk Maitra, Guilderland, NY (US); Sanjay C. Mehta, Niskayuna, NY (US); Paul A. Ronsheim, Hopewell Junction, NY (US); Toyoji Yamamoto, Yokohama (JP); Zhengmao Zhu, Pougkeepsie, NY (US)

> Globalfoundries Inc., Santa Clara, CA (US); Renesas Electronics America Inc., Santa Clara, CA (US); STMicroelectronics, Inc., Coppell, TX (US)

Tezuka, et al., "Strain analysis in ultrathin SiGe-on-Insulator layers formed from strained Si-on-Insulator substrates by Ge-condensation acase "Applied DHusice Latters On 181018 2007 pp. 00 181018-

2. The method of making a semiconductor device according to claim 1, said conformal layers comprising several monolayers of conformal material.

(56)

 \mathbf{EP}

4,728,619 A

7,759,175 B2

3. The method of making a semiconductor device according to claim 1, said bias charge comprising a bias below 3 kV. plasma doping an impurity layer on said first FinFET coid nEFT



Blanket/confor mal deposition then selective removal





Outline

- Introduction: Strain Characterization
 - Chemical: SIMS \rightarrow XPS \rightarrow TEM-EDX
 - Strain: XRD \rightarrow Raman
- Experimentation:
 - Substrate Wafers: Si-Cz wafers from Renesas, 45% SiGe-Epi from IMEC, Ge-Epi from NDL (Taiwan) and Ge-Cz from SMIT
 - Ion Implantation (Ge, Sn, Ge+Sn, Si & C) by Nissin and SMIT
 - Anneals (RTA by Meiji and Laser Anneal by LASSE-Screen)
- Results:
 - Chemical Analysis: XPS and TEM-EDX
 - Strain: XRD and Raman
- Summary/Conclusion:





J.O.B. Technologies (Strategic Marketing, Sales & Technology)

Therma-wave Analysis



Outline

- Introduction: Strain Characterization
 - Chemical: SIMS \rightarrow XPS \rightarrow TEM-EDX
 - Strain: XRD \rightarrow Raman
- Experimentation:
 - Substrate Wafer: Si-Cz wafers, SiGe-Epi, Ge-Cz wafers and Ge-Epi
 - Ion Implantation (Ge, Sn & Ge+Sn)
 - Anneals (RTA or Laser-melt)
- Results:
 - Chemical Analysis: SIMS, XPS and TEM-EDX
 - Strain: XRD and Raman
- Summary/Conclusion:
- Acknowledgements

J.O.B. Technologies (Strategic Marketing, Sales & Technology)

IMEC 45% SiGe Epi







Fig. 5 Comparison of Raman peak shift with and without C implantation

after LA at 1.7 J/cm².

IMEC 45% SiGe Epi^{er vs.} element distribution

Ge surface sputtering (high beam current)

✓ Ge concentration with and without Ge implantation



- high Ge concentration at the surface (up to 1.7 J/cm²)
- Ge melted into the Si substrate from SiGe layer (at 2.4 J/cm²)
- Ge redistribution was suppressed by Ge implantation

AiMES 2018



SMIT Ge-Cz







J.O.B. Te Sales &

Degree (2 theta)







Semiconductor Nanotechnology Lab.



Semiconductor Nanotechnology Lab.





Semiconductor Nanotechnology Lab.





Si with Ge+Sn implantation 0.54% compressive strain after 1.8J laser and 1.80% after 950C RTA





Acknowledgements

- Si-Cz wafers from Renesas
- 45%-SiGe Epi wafers from IMEC
- Ge-Epi wafers from NDL
- Ge-Cz wafers from SMIT
- Sn, Ge, C & Si implantations from Nissin and SMIT
- Laser Anneals by LASSE-Screen in France
- RTA anneals by NDL and Meiji University
- SIMS analysis by EAG
- Raman analysis by Meiji University
- TEM-EDX analysis by Meiji University
- XRD analysis by Meiji University

J.O.B. Technologies (Strategic Marketing, Sales & Technology)